TX4M Architecture Multi-Core Switching Fabric Power Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current multi-layer open networking architectures face challenges with high power dissipation and complexity due to dense and lengthy printed circuit boards (PCBs) with numerous ports operating at high speeds, leading to manufacturing yield and reliability issues.

Innovation Solution

The TX4M™ Architecture employs System-on-a-Chip (SOC) and Multi-Chip-Module (MCM) technology to integrate network functionalities into a compact, scalable integrated circuit platform, leveraging multi-core processing and silicon photonics for efficient signal routing and bandwidth provisioning, reducing the number of PCB layers and interconnects.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If multi-port network switching is implemented with discrete components and external interfaces on PCB, then network functionality is achieved, but power dissipation increases and manufacturing complexity increases

Engineering Contradiction:
Improvenetwork functionalityVSAvoidpower dissipation
Core Design Contradiction:
Adaptability or versatilityVSLoss of energy

Solution Approach 1:

The patent merges multiple discrete network components (switching fabric, interface modules, routing logic, bandwidth provisioning) into a single integrated circuit platform. This consolidation eliminates the need for extensive PCB interconnects and reduces the number of external interfaces, directly addressing the power dissipation issue caused by dense and lengthy PCB traces while maintaining full network functionality.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The integrated circuit platform performs multiple network functions simultaneously - switching, routing, bandwidth provisioning, and port configurability - within a single universal platform. This multi-functionality replaces what previously required multiple discrete components, reducing both power consumption and manufacturing complexity while maintaining adaptability.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Adaptability or versatility

If discrete components and external interfaces are used on PCB for network card, then network functionality is achieved, but device complexity increases

Engineering Contradiction:
Improvenetwork functionalityVSAvoidPCB complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent consolidates numerous discrete components and external interfaces into a single integrated circuit platform, dramatically reducing PCB complexity. The integration eliminates the need for dense PCB routing and multiple layer interconnections, while the universal platform maintains full network functionality through internal integration of switching fabric, routing logic, and interface modules.

Inventive Principle:
Principle #5Merging (Combining)

3Speed

If dense and lengthy PCB traces are used for high-speed multi-port operation, then bandwidth provisioning is achieved, but power dissipation increases

Engineering Contradiction:
ImprovebandwidthVSAvoidpower dissipation
Core Design Contradiction:
SpeedVSLoss of energy

Solution Approach 1:

The patent integrates the switching fabric and routing logic directly on the IC platform, eliminating the need for lengthy PCB traces to carry high-speed signals between discrete components. This internal integration maintains full bandwidth capability while dramatically reducing power dissipation associated with PCB trace routing.

Inventive Principle:
Principle #5Merging (Combining)

4Adaptability or versatility

If numerous PCB layers are used to accommodate routing complexity, then port configurability is maintained, but manufacturing yield decreases

Engineering Contradiction:
Improveport configurabilityVSAvoidmanufacturing yield
Core Design Contradiction:
Adaptability or versatilityVSManufacturing precision

Solution Approach 1:

The patent consolidates routing logic and port configurability functionality within the integrated circuit platform, eliminating the need for numerous PCB layers to accommodate complex routing. This reduction in layer count directly improves manufacturing yield while maintaining full port configurability through internal IC functionality.

Inventive Principle:
Principle #5Merging (Combining)

5Speed

If extensive PCB interconnects are used for multi-port switching, then signal routing is achieved, but reliability decreases

Engineering Contradiction:
Improvesignal routingVSAvoidsystem reliability
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The patent integrates signal routing functionality directly within the IC platform, eliminating the need for extensive PCB interconnects. This internal integration maintains high-speed signal routing capability while dramatically improving reliability by removing numerous potential failure points associated with PCB traces and solder joints.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS10108573B1Transformational architecture for multi-layer systems
Publication Date: 2018.10.23 OPTEL NETWORKS INC
  • US10108573B1 patent drawing
  • US10108573B1 patent drawing
  • US10108573B1 patent drawing

AI summary

The new architecture disclosed herein exploits advances in system and chip technologies to implement a scalable multi-port open network. Using System-on-a-Chip (SOCs) and/or Multi-Chip-Module (MCM) technology, the architecture is implemented to efficiently handle multi-port switching. The novelty lies in using multi-core computing model in the data, control and management planes of multi-port networking cards implemented as an elemental scalable system (ESS) comprising N number of Elemental Units (EUs). EUs comprise device arrays on an integrated circuit (IC) platform using integrated silicon photonics or discrete electro-optics. TX4M™ system architecture therefore includes multiple EUs, switch fabric, multi-core central processing unit (CPU), multi-port power management module with embedded programmable logic, a back plane interface (BPI) as well as selectable functions for front plane interface (FPI) implemented in FPGAs for integration of front plane interface optics on host or on pluggable modules.