Under Display Camera Transparent Wire Multiplexing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The high display PPI in Under Display Camera (UDC) areas of OLED displays requires additional layers of transparent ITO leads and insulation, increasing costs and production demands, which is not conducive to efficient manufacturing.

Innovation Solution

A display panel design that couples anodes of sub-pixels in the UDC area to sub-pixel driving circuits through transparent wires, reducing the number of transparent conductive films and planarization layers, and using multiplexed transparent conductive layers to simplify the fabrication process.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If additional layers of transparent ITO leads and insulation layers are added to achieve high display PPI in UDC area, then display quality is improved, but device complexity and manufacturing cost increase

Engineering Contradiction:
Improvedisplay PPIVSAvoidnumber of ITO leads and insulation layers
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The patent merges the functions of multiple separate ITO leads and insulation layers into a single integrated transparent conductive layer. This layer simultaneously serves as both conductive path and insulation barrier, eliminating the need for multiple discrete layers while maintaining the required electrical isolation and conductive connectivity for high PPI display in UDC area

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The single transparent conductive layer performs multiple functions: it acts as a conductive path for electrical signals, provides insulation between different conductive layers, and maintains the high PPI display requirements. This multi-functional design reduces overall device complexity while preserving display quality

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Manufacturing precision

If additional layers of transparent ITO leads and insulation layers are added to achieve high display PPI in UDC area, then display quality is improved, but manufacturing cost and production demand increase

Engineering Contradiction:
Improvedisplay PPIVSAvoidmanufacturing cost and production demand
Core Design Contradiction:
Manufacturing precisionVSEase of manufacture

Solution Approach 1:

By combining multiple separate manufacturing steps into a single deposition process, the patent reduces production complexity. The integrated transparent conductive layer is formed in one step, eliminating the need for multiple sequential layer deposits, thereby lowering manufacturing cost and reducing demand for production capacity

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent extracts and eliminates unnecessary intermediate layers from the manufacturing process. By removing the need for multiple separate ITO leads and insulation layers, the process is simplified to a single critical deposition step, reducing both cost and production complexity while maintaining display PPI requirements

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS12156448B2Display panel and manufacturing method thereof, and display device
Publication Date: 2024.11.26 BEIJING BOE TECH DEV CO LTD
  • US12156448B2 patent drawing
  • US12156448B2 patent drawing
  • US12156448B2 patent drawing

AI summary

A display panel, including: a base substrate including an Under Display Camera (UDC) area and a normal display area located around a periphery of the UDC area, and specifically, the normal display area includes a plurality of sub-pixel driving circuits, and the UDC area includes a plurality of groups of sub-pixels, each of the plurality of groups of sub-pixels including at least two sub-pixels of a same color which have their anodes coupled to each other; and a plurality of first transparent wires, anodes in each group of sub-pixels coupled to a corresponding sub-pixel driving circuit among the plurality of sub-pixel driving circuits through a corresponding first transparent wire among the plurality of first transparent wires.