Unified Instruction Decoder for Multi-Set Data Processing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Data processing systems supporting multiple instruction sets face increased hardware complexity and overhead, limiting flexibility and efficiency due to the need for separate decoding and processing logic for each instruction set.

Innovation Solution

Implementing a common subset of instructions with storage order compensated encoding across multiple instruction sets, allowing the same data processing logic to perform operations independently of the instruction set mode, thereby reducing hardware requirements and enabling interoperability of co-processors.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If separate decoding logic is provided for each instruction set, then each instruction set can be decoded accurately, but the hardware complexity and overhead increase

Engineering Contradiction:
Improveinstruction decoding accuracyVSAvoidhardware overhead
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent implements a universal instruction decoder that can decode both first instruction set and second instruction set instructions using the same hardware logic. The decoder is designed to handle multiple instruction formats and encoding schemes through a unified decoding pathway, eliminating the need for separate decoder units for each instruction set while maintaining accurate decoding for both sets.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Adaptability or versatility

If multiple instruction sets are supported, then flexibility in program representation is improved, but the amount of hardware needed increases

Engineering Contradiction:
Improveprogram representation flexibilityVSAvoidhardware quantity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent merges the decoding functionality for first instruction set and second instruction set into a single integrated decoder unit. By combining the decoding logic and sharing common hardware resources, the system maintains support for multiple instruction sets with different encoding formats while reducing the total amount of hardware required compared to having separate decoder units for each instruction set.

Inventive Principle:
Principle #5Merging (Combining)

3Productivity

If different encoding schemes are used for different instruction sets, then each instruction set can be optimized, but the decoding logic becomes more complex

Engineering Contradiction:
Improveinstruction set optimizationVSAvoiddecoding logic complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent employs parameter changes within a unified decoding framework to accommodate different instruction set encodings. The decoder dynamically adjusts its interpretation of instruction bits based on identified encoding parameters, allowing optimized instruction representations for both first and second instruction sets while maintaining a single, manageable decoding logic structure rather than requiring separate complex decoders for each encoding scheme.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS7788472B2Instruction encoding within a data processing apparatus having multiple instruction sets
Publication Date: 2010.08.31 ARM LTD
  • US7788472B2 patent drawing
  • US7788472B2 patent drawing
  • US7788472B2 patent drawing

AI summary

A data processing apparatus 2 is provided which supports two instruction sets. These two instruction sets share a common subset of instructions including at least one class of instructions, such as all of the coprocessor instructions. The common subset of instructions have the same instruction encoding once any differences due to storage order within memory have been compensated for e.g. endianness.