Unified Intermediate Representation for Serial and Parallel Processing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing technologies require distinct intermediate representations for serial and parallel processing, leading to resource-intensive and time-consuming processing, with limited optimization due to restricted access to information between representations.

Innovation Solution

A single intermediate representation that can translate both hardware and software system models using serial and parallel processing techniques, enabling the creation of a system implementation from a unified data structure.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If distinct intermediate representations are used for serial and parallel processing, then each system can be processed independently with appropriate semantics, but resource usage increases and processing time is extended

Engineering Contradiction:
Improveprocessing accuracyVSAvoidprocessing efficiency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent merges the previously separate serial and parallel intermediate representations into a single unified intermediate representation that can handle both serial and parallel processing semantics. This consolidation eliminates the need for independent processing pipelines, reducing resource consumption and enabling shared optimization opportunities while maintaining the ability to accurately represent both types of systems.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The unified intermediate representation is designed to be universal, capable of representing both serial and parallel system behaviors within a single framework. This multi-functional representation structure allows the same data structure to serve multiple processing purposes, eliminating redundancy and improving overall processing efficiency without sacrificing the specific semantic requirements of either serial or parallel systems.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Manufacturing precision

If distinct intermediate representations are used for serial and parallel processing, then each representation can be optimized for its specific processing type, but access to information in the other representation is precluded

Engineering Contradiction:
Improveoptimization qualityVSAvoidinformation accessibility
Core Design Contradiction:
Manufacturing precisionVSLoss of information

Solution Approach 1:

By merging the serial and parallel intermediate representations into a unified structure, the patent enables cross-referencing and information sharing between what were previously isolated representations. The unified structure maintains distinct semantic regions for serial and parallel processing while allowing the processing engine to access and utilize information from both regions simultaneously, preventing information loss and enabling comprehensive optimization.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The unified intermediate representation acts as an intermediary structure that bridges the previously separate serial and parallel processing pathways. It maintains the specific semantic requirements of each processing type while providing a common interface that allows information to flow between them, enabling optimizations that leverage information from both serial and parallel representations without direct access between the original separate structures.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Productivity

If a single intermediate representation is used, then resource usage and processing time are reduced, but the complexity of the representation increases

Engineering Contradiction:
Improveprocessing efficiencyVSAvoidrepresentation complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The unified intermediate representation is segmented into distinct regions or components that handle serial and parallel semantics separately. This segmentation allows the complex unified structure to be organized in a manageable way, with each segment maintaining the specific properties needed for its processing type while being part of the overall unified framework. The segmentation reduces the apparent complexity by providing clear structural organization.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Different parts of the unified intermediate representation have specialized local qualities optimized for their specific processing needs. The serial processing regions have properties optimized for sequential operations, while parallel processing regions have properties optimized for concurrent operations. This local specialization allows the overall unified structure to handle diverse processing requirements without requiring a single complex mechanism for everything, reducing overall complexity through targeted optimization.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS8984496B2Extensible internal representation of systems with parallel and sequential implementations
Publication Date: 2015.03.17 MATHWORKS INC
  • US8984496B2 patent drawing
  • US8984496B2 patent drawing
  • US8984496B2 patent drawing

AI summary

The present invention provides systems and methods which allow the translation of a first representation into an intermediate representation and then into a target representation. The first representation can take numerous forms, including a system model that contains hardware components, software components or some combination thereof. Additionally, the target representation can be in the form of a desired system implementation. The intermediate representation generated from the first representation can include both parallel and serial processes from the first representation. This intermediate representation then uses both serial and parallel processing techniques operating on the system model from within a single intermediate representation to translate the system model of the first representation into a target representation. The target representation may be in a format that is readily used in the creation of a system implementation by a user.