Unified Memory Management for Multi-Processor Systems
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing processing systems face inefficiencies and complexity in memory management due to the use of different transaction types, such as memory-mapped and stream transactions, which can complicate inter-chip communication.
Innovation Solution
A multi-processor unified memory management system that employs a memory management module (MMM) to handle both memory-mapped and stream inter-chip transactions, enabling a flat memory map across multiple processors and facilitating efficient routing and translation of memory transactions.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If different transaction types (memory-mapped and stream) are used within a system, then flexibility in data handling is improved, but system complexity and memory management difficulty increase
Solution Approach 1:
The patent combines multiple transaction types (memory-mapped and stream transactions) into a unified memory management system where all transactions are handled through a common interface and routing mechanism. This merging approach maintains the flexibility of different transaction types while reducing system complexity by eliminating the need for separate management paths.
Solution Approach 2:
The unified memory management system implements a universal transaction handling mechanism that can process both memory-mapped and stream transactions through the same infrastructure. The system uses a single memory map and routing logic that adapts to different transaction types, making the memory management system multi-functional and reducing overall system complexity.
2Adaptability or versatility
If different transaction types are used for inter-chip communication, then specific data handling requirements are met, but memory management overhead increases
Solution Approach 1:
The patent merges the handling of memory-mapped and stream transactions into a single unified memory management path. By combining these previously separate handling mechanisms into one system, the overhead of managing multiple independent transaction types is reduced while still meeting diverse data handling requirements through adaptive routing.
3Productivity
If a unified memory management system is implemented across multiple processors, then memory access efficiency is improved, but system complexity increases
Solution Approach 1:
The unified memory management system is implemented in a segmented manner, with each processor containing a local memory management module that handles transactions independently. This segmentation allows efficient local memory access while the unified memory map provides cross-processor visibility, achieving high memory access efficiency without requiring complex centralized control logic.
Solution Approach 2:
The patent introduces a new dimension to memory management by implementing a unified memory map that spans multiple processors while maintaining local memory management capabilities. This dimensional approach allows the system to achieve efficient local access (one dimension) while providing global memory visibility (another dimension), thereby improving memory access efficiency without proportionally increasing system complexity.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
Various multi-processor unified memory management systems and methods are detailed herein. In embodiments detailed herein, inter- chip memory management modules (270-1, 270-2, 270-3, 270-4) may be executed by processors that are in communication via an inter-chip link (214, 224, 244). A flat memory map may be used across the multiple processors of the system. Each inter-chip memory management module may analyze memory transactions. If the memory transaction is directed to a portion of the flat memory map managed by another processor, the memory-transaction may be translated to a non-memory mapped transaction and transmitted via the inter-chip communication link.