Unified RDMA Operations for Ordered Data Arrival Indication

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing RDMA technologies suffer from inefficiencies due to two-stage operations that consume additional computational and memory resources, reduce network transmission rates, and require reordering of data and arrival indicators, leading to increased latency and bandwidth consumption.

Innovation Solution

Unified RDMA operations that integrate data delivery with explicit or implicit arrival indicator settings, using counting-WRITE, flagged-WRITE, or attribute-WRITE operations, allowing a single transaction to store data and set arrival indicators in the target memory, thereby reducing latency and optimizing resource utilization.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If two-stage RDMA operations are used to deliver data and set arrival indicators separately, then data can be transmitted to target memory, but additional computational resources and memory resources are consumed

Engineering Contradiction:
Improvedata delivery reliabilityVSAvoidcomputational resource consumption
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent combines data delivery and arrival indicator setting into a single unified RDMA operation. The network controller performs both functions atomically in one transaction, eliminating the need for separate operations to write data to target memory and separately set arrival indicators, thus reducing computational resource consumption while maintaining data delivery reliability

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The unified RDMA operation serves multiple functions simultaneously: it transfers data from source to target memory and automatically updates arrival indicators in the completion queue. This multi-functional approach consolidates what were previously separate operations into a single universal operation that handles both data movement and status notification

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Reliability

If two-stage RDMA operations are used, then data can be stored in target memory, but network transmission rate is reduced

Engineering Contradiction:
Improvedata storage reliabilityVSAvoidnetwork transmission rate
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

By merging data transfer and arrival indicator updates into a single atomic operation, the patent eliminates the sequential overhead of two-stage operations. The network controller completes both tasks in one transaction, reducing the total number of operation cycles and improving network transmission throughput while ensuring data is reliably stored in target memory

Inventive Principle:
Principle #5Merging (Combining)

3Reliability

If separate operations are used for data delivery and arrival indicator setting, then data can be transmitted, but reordering of data and arrival indicators is required

Engineering Contradiction:
Improvedata transmission reliabilityVSAvoidrequest reordering complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The unified operation ensures that data delivery and arrival indicator setting occur atomically as a single transaction. This eliminates the need for reordering logic because the arrival indicator is updated only after the data is successfully stored, maintaining proper ordering automatically without additional processing complexity

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The network controller performs the arrival indicator update as part of the same atomic operation that delivers the data, ensuring the indicator is set at the correct moment without requiring subsequent reordering. The operation is structured to complete data transfer first, then immediately update the indicator within the same transaction

Inventive Principle:
Principle #10Preliminary action

4Reliability

If two-stage RDMA operations are used, then data can be written to target memory, but latency is increased

Engineering Contradiction:
Improvedata writing reliabilityVSAvoidoperation latency
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent reduces latency by consolidating two sequential operations into a single atomic unified RDMA operation. The network controller completes both data transfer and arrival indicator updates in one transaction, eliminating the time gap between operations and reducing overall latency while maintaining data writing reliability

Inventive Principle:
Principle #5Merging (Combining)

5Reliability

If separate RDMA operations are used for data and arrival indicators, then data can be transmitted, but bandwidth consumption is increased

Engineering Contradiction:
Improvedata transmission reliabilityVSAvoidbandwidth consumption
Core Design Contradiction:
ReliabilityVSLoss of energy

Solution Approach 1:

The unified RDMA operation transmits both data and arrival indicator updates in a single network transaction, eliminating the need for separate operations. This consolidates bandwidth usage, reducing the total amount of network traffic required while ensuring data is reliably transmitted and the arrival indicator is properly updated

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS12373367B2Remote direct memory access operations with integrated data arrival indication
Publication Date: 2025.07.29 MELLANOX TECHNOLOGIES LTD(IL)
  • US12373367B2 patent drawing
  • US12373367B2 patent drawing
  • US12373367B2 patent drawing

AI summary

Disclosed are apparatuses, systems, and techniques that improve efficiency and decrease latency of remote direct memory access (RDMA) operations. The techniques include but are not limited to unified RDMA operations that are recognizable by various communicating devices, such as network controllers and target memory devices, as requests to establish, set, and/or update arrival indicators in the target memory devices responsive to arrival of one or more portions of the data being communicated.