Universal Drive IC Input Section for RSDS and Mini-LVDS Signal Loading
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional drive ICs are unable to accommodate different differential input formats such as RSDS and mini-LVDS, requiring redesign for each type of signal output from a timing controller, leading to lengthy development processes and redundant circuitry.
Innovation Solution
A semiconductor device with an input section for loading either RSDS or mini-LVDS signals, a holding section for outputting the loaded signals, a selection section for choosing the appropriate signal based on input format, and a clock signal supply section to manage the output, allowing for seamless switching between formats without circuit redundancy.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If a drive IC is provided with circuits corresponding to both different differential input signal formats (RSDS and mini-LVDS), then compatibility with multiple formats is achieved, but the unused circuit becomes redundant and increases device complexity
Solution Approach 1:
The patent implements a universal input section that can process both RSDS and mini-LVDS differential input formats using the same circuit structure. The input section includes differential input terminals and loading circuits that are capable of accommodating either signal format, eliminating the need for separate dedicated circuits for each format and thereby reducing circuit redundancy while maintaining multi-format compatibility
Solution Approach 2:
The patent employs dynamic switching mechanisms where the same physical circuits can be reconfigured or activated based on the detected input format. The loading circuits can dynamically adjust their operation mode depending on whether RSDS or mini-LVDS signals are detected, allowing a single circuit implementation to serve multiple functions without permanent redundancy
2Reliability
If separate circuits are provided for each differential input format, then format-specific optimization is achieved, but development time and costs increase due to lengthy redesign processes
Solution Approach 1:
By designing a universal input section that inherently supports both RSDS and mini-LVDS formats through shared circuits, the patent eliminates the need for separate redesign cycles for each format. The same circuit implementation can be used across different product variants, significantly reducing development time while maintaining format-specific processing capabilities through configurable parameters or control logic
3Productivity
If a single drive IC is designed to handle both RSDS and mini-LVDS formats, then production efficiency is improved, but signal loading accuracy must be maintained across different formats
Solution Approach 1:
The patent applies local quality by implementing format-specific loading circuits within the universal input section that are optimized for their respective signal formats. While the overall structure is universal, the actual signal loading mechanisms have characteristics tailored to RSDS or mini-LVDS requirements, ensuring high loading accuracy for each format while maintaining production efficiency through a single integrated design
Data Source
AI summary
A drive IC, a display device and a loading method enable signals of different differential formats to be loaded without resulting in circuit redundancy. A drive IC includes an input section, a holding section, a selection section, and an output section. The input section includes a first input circuit and a second input circuit. When data of RSDS format is loaded, a selection section selects for output to the output section data held in a holding section that temporarily stores data output from the input section. When mini-LVDS format data is loaded, the selection section selects the data output from the input section for output to the output section. When the mini-LVDS data is loaded, a switch switches the output destination of the output section, such that data is rearranged in the desired sequence and externally output.