Universal SPI Interface for Multi-Protocol Bus Compatibility
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing SPI bus systems are not compatible with Digital Step Attenuator (DSA) devices and other products that require different timing protocols, necessitating additional interface circuitry, which increases cost and complexity.
Innovation Solution
A Universal SPI Device with a configurable logic structure, including shift registers and tri-state buffers, allows compatibility with various bus protocols, including SPI and DSA, without requiring additional logic or software, enabling operation on different types of busses and interfaces.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If additional interface circuitry is added to support DSA and other timing protocols, then compatibility with multiple bus protocols is improved, but device complexity and cost increase
Solution Approach 1:
The patent implements a universal SPI device that can operate with multiple bus protocols (SPI, DSA, and other timing protocols) using a single configurable logic structure. The device includes shift registers and tri-state buffers that can be configured through software to support different timing requirements, eliminating the need for multiple dedicated interface circuits for each protocol type.
Solution Approach 2:
The device employs dynamic configuration capability where the logic structure can be reprogrammed via software to adapt to different bus protocols. This dynamic reconfigurability allows the same hardware to change its timing behavior and interface characteristics based on the required protocol, providing versatility without permanently increasing physical complexity.
2Adaptability or versatility
If additional interface circuitry is added to support DSA and other timing protocols, then compatibility with multiple bus protocols is improved, but cost increases
Solution Approach 1:
The patent implements a universal SPI device that can operate with multiple bus protocols (SPI, DSA, and other timing protocols) using a single configurable logic structure. The device includes shift registers and tri-state buffers that can be configured through software to support different timing requirements, eliminating the need for multiple dedicated interface circuits for each protocol type.
3Adaptability or versatility
If a configurable logic structure with shift registers and tri-state buffers is used, then compatibility with existing shift register designs is improved, but device complexity increases
Solution Approach 1:
The device employs dynamic configuration capability where the logic structure can be reprogrammed via software to adapt to different bus protocols. This dynamic reconfigurability allows the same hardware to change its timing behavior and interface characteristics based on the required protocol, providing versatility without permanently increasing physical complexity.
Data Source
Figure 1
Figure 2A~2B
Figure 3A~3B
AI summary
A Universal SPI Interface (10) is provided that is compatible, without the need for additional interface logic or software, with the SPI bus, existing DSA and other serial busses similar to (but not directly compatible with) the SPI bus, and parallel busses requiring compatibility with 74xx164-type signaling. In an additional aspect, a reduced-pincount Universal SPI Interface is provided that provides the same universal interface, but using fewer external output pins. The Universal SPI Interface includes multiple latches (12, 14, 20), buffers (22, 24), and in an alternative embodiment, a multiplexer (50), configured together such that a Universal SPI Interface is provided that can be readily reconfigured using only input signals to provide compatibility across multiple bus interfaces.