Unretimed Link Monitoring Using Partial ADC Telemetry

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Unretimed interfaces in high-speed communication systems lack effective monitoring mechanisms to extract link performance metrics, making it difficult to debug and optimize the communication link without incurring the power and latency costs associated with retimed interfaces.

Innovation Solution

A lightweight link monitor is implemented using a subset of time-interleaved ADC slices and minimal clock recovery circuitry to passively sense and monitor the signal, extracting metrics like signal histogram and impulse response without performing CDR or retiming, suitable for unretimed interfaces.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If retimed interfaces with CDR and retiming circuits are used, then link performance monitoring capability is improved, but power consumption and latency increase

Engineering Contradiction:
Improvelink performance monitoring capabilityVSAvoidpower consumption
Core Design Contradiction:
Measurement precisionVSUse of energy by moving object

Solution Approach 1:

The patent extracts only the essential monitoring functions from the full retimed interface, using a subset of ADC slices and minimal clock recovery circuitry to obtain link performance metrics without implementing complete CDR and retiming circuits. This selective extraction enables monitoring capability while avoiding the full power and latency costs of retimed interfaces.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent applies partial action by using only a subset of time-interleaved ADC slices rather than all slices, and by implementing minimal clock recovery circuitry instead of full CDR. This partial implementation provides sufficient monitoring capability for unretimed interfaces while significantly reducing power consumption and latency compared to complete retiming.

Inventive Principle:
Principle #16Partial or excessive action

2Measurement precision

If retimed interfaces with CDR and retiming circuits are used, then link performance monitoring capability is improved, but latency increases

Engineering Contradiction:
Improvelink performance monitoring capabilityVSAvoidlatency
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent extracts only the essential monitoring functions from the full retimed interface, using a subset of ADC slices and minimal clock recovery circuitry to obtain link performance metrics without implementing complete CDR and retiming circuits. This selective extraction enables monitoring capability while avoiding the full power and latency costs of retimed interfaces.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent applies partial action by using only a subset of time-interleaved ADC slices rather than all slices, and by implementing minimal clock recovery circuitry instead of full CDR. This partial implementation provides sufficient monitoring capability for unretimed interfaces while significantly reducing power consumption and latency compared to complete retiming.

Inventive Principle:
Principle #16Partial or excessive action

3Measurement precision

If a full set of time-interleaved ADC slices is used for monitoring, then measurement precision is improved, but device complexity increases

Engineering Contradiction:
Improvesignal monitoring precisionVSAvoidhardware footprint
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent segments the time-interleaved ADC system by using only a subset of slices rather than the full set. This segmentation maintains sufficient measurement precision for link monitoring while significantly reducing the hardware footprint and complexity compared to utilizing all ADC slices.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent applies partial action by using only a subset of time-interleaved ADC slices rather than all slices, and by implementing minimal clock recovery circuitry instead of full CDR. This partial implementation provides sufficient monitoring capability for unretimed interfaces while significantly reducing power consumption and latency compared to complete retiming.

Inventive Principle:
Principle #16Partial or excessive action

Data Source

PatentUS20260025142A1Link monitor for unretimed interfaces
Publication Date: 2026.01.22 MARVELL ASIA PTE LTD
  • US20260025142A1 patent drawing
  • US20260025142A1 patent drawing
  • US20260025142A1 patent drawing

AI summary

Linear unretimed interfaces lack clock and data recovery and retiming circuits implemented on a sophisticated digital signal processor. When the interface is not a retimed interface, it can be especially useful to extract some information about the link to allow for debugging and optimization of system deployment. An efficient solution can be implemented in unretimed interfaces to compute metrics such as the impulse response and signal histogram. Having the metrics allows for the solution to check and monitor the quality and the status of the link. Based on the link quality and status information, it is possible to address non-idealities and optimize performance of the unretimed interfaces and the link.