Multi-Layer PCB Layout for USB 3.0 EMI Shielding

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

USB 3.0 devices experience electromagnetic interference (EMI)/radio frequency interference (RFI) issues due to signal frequencies interfering with wireless modules operating at similar frequencies, causing devices like wireless mice to malfunction.

Innovation Solution

A circuit board layout structure featuring multiple patterned conductive layers, dielectric layers, and conductive vias, with differential pairs and ground planes arranged to achieve vertical and horizontal shielding effects, reducing interference during signal transmission.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If USB 3.0 signals are transmitted through surface circuits on a plastic circuit board, then high-speed data transmission at 5 Gbps is achieved, but electromagnetic interference and radio frequency interference occur at 2.5 GHz frequency

Engineering Contradiction:
Improvedata transmission speedVSAvoidelectromagnetic interference
Core Design Contradiction:
SpeedVSObject-affected harmful factors

Solution Approach 1:

The patent transitions the differential pair routing from a two-dimensional surface circuit layout to a three-dimensional multi-layer structure. By moving high-frequency signals to internal layers and utilizing vertical stacking with ground planes, the design reduces electromagnetic radiation in the horizontal plane while maintaining high-speed transmission capability.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The patent implements nested shielding structures where ground planes are positioned between signal layers and external environments. The multi-layer board structure embeds signal-carrying layers within ground planes, creating concentric shielding zones that contain electromagnetic fields and prevent interference with external wireless devices.

Inventive Principle:
Principle #7Nested doll (Nesting)

2Device complexity

If differential pairs are routed on the same layer without shielding, then circuit complexity is reduced, but signal interference with wireless modules increases

Engineering Contradiction:
Improvecircuit layout complexityVSAvoidsignal interference
Core Design Contradiction:
Device complexityVSObject-affected harmful factors

Solution Approach 1:

The patent segments the circuit board into functionally distinct layers: signal transmission layers for differential pairs, ground reference layers for shielding, and power distribution layers. This segmentation isolates high-frequency signals from sensitive wireless module areas while maintaining organized routing paths that don't significantly increase design complexity.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Ground planes serve as intermediary shielding layers positioned between the USB 3.0 differential pairs and the environment. These ground layers act as electromagnetic barriers that intercept and redirect interference signals, protecting wireless modules operating at 2.4 GHz from 2.5 GHz USB signals.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Object-affected harmful factors

If metal shielding materials are added to the plastic casing, then electromagnetic interference is reduced, but manufacturing complexity and cost increase

Engineering Contradiction:
Improveelectromagnetic interferenceVSAvoidmanufacturing process simplicity
Core Design Contradiction:
Object-affected harmful factorsVSEase of manufacture

Solution Approach 1:

The patent incorporates electromagnetic shielding directly into the circuit board manufacturing process by integrating ground planes and shielding layers during PCB fabrication. This preliminary integration eliminates the need for separate metal shielding components and assembly steps, reducing manufacturing complexity while providing effective EMI protection.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent uses composite multi-layer PCB construction combining conductive copper traces, insulating dielectric materials, and ground planes in a single integrated structure. This composite approach provides electromagnetic shielding functionality inherent to the board structure itself, avoiding the need for additional metal materials or complex assembly processes.

Inventive Principle:
Principle #40Composite materials

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The shielding effects significantly reduce EMI/RFI, allowing USB 3.0 devices to operate without interfering with wireless modules, ensuring proper functionality of devices like wireless mice.

Implementation Method 1

the shielding effects significantly reduce EMI/RFI, allowing USB 3.0 devices to operate without interfering with wireless modules

Methodology Applied
Scientific EffectElectromagnetic shielding: Faraday Cage

Data Source

PatentUS9210800B1Circuit layout structure, circuit board and electronic assembly
Publication Date: 2015.12.08 VIA LABS INC
  • US9210800B1 patent drawing
  • US9210800B1 patent drawing
  • US9210800B1 patent drawing

AI summary

A circuit layout structure is suitable for a circuit board and includes following components. A first differential pair and a second differential pair respectively extend from the inside of a chip area of the circuit board to the outside of the chip area through a first patterned conductive layer of the circuit board, and respectively extend between the chip area and a port area of the circuit board through a second patterned conductive layer of the circuit board. A third differential pair extends from the chip area to the port area through the first patterned conductive layer. A first ground plane is constituted by the first patterned conductive layer. Orthogonal projections of the first differential pair and the second differential pair on the second patterned conductive layer overlap the first ground plane.