Valid Data Merging in Memory Storage Devices

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The existing memory management technologies face challenges in reducing the time required for data merging operations in rewritable non-volatile memory modules, particularly when the number of physical erasing units in the spare area is insufficient, leading to inefficiencies in data collection during the garbage collection process.

Innovation Solution

A valid data merging method that involves collecting data based on candidate information, which includes logical-to-physical address mapping tables, to determine if the data amount matches the valid data count, and if not, obtaining additional mapping tables to accurately collect and copy valid data to a target unit, thereby optimizing data merging operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If the garbage collection process is executed to collect valid data from source physical erasing units, then the number of available physical erasing units in the spare area is increased, but the time required for data collection and merging operations is significantly increased

Engineering Contradiction:
Improvenumber of available physical erasing unitsVSAvoidtime for data collection and merging operations
Core Design Contradiction:
Quantity of substanceVSLoss of time

Solution Approach 1:

The patent introduces candidate information that pre-records the logical-to-physical address mapping table before the garbage collection process. This preliminary action allows the memory management circuit to directly access the mapping relationship without performing time-consuming lookups during the actual data collection process, thereby significantly reducing the time required for valid data merging operations while maintaining the ability to collect comprehensive valid data from source physical erasing units.

Inventive Principle:
Principle #10Preliminary action

2Measurement precision

If the memory management circuit loads and searches through the logical-to-physical address mapping table during garbage collection, then accurate valid data collection is ensured, but the processing time and system complexity are increased

Engineering Contradiction:
Improveaccuracy of valid data collectionVSAvoidprocessing time for mapping table lookup
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent pre-stores the logical-to-physical address mapping table in the candidate information structure before the garbage collection process begins. This allows the memory management circuit to directly retrieve the mapping relationship without performing sequential searches through the mapping table during data collection, thereby maintaining accurate valid data collection while significantly reducing processing time.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent creates a candidate information structure that copies or stores a reference to the logical-to-physical address mapping table. This copying mechanism allows the system to work with a pre-loaded mapping reference during garbage collection operations, eliminating the need for real-time table lookups and reducing both time consumption and processing complexity while ensuring accurate data collection.

Inventive Principle:
Principle #26Copying

3Reliability

If the memory management circuit performs comprehensive data movement during garbage collection, then data integrity is maintained, but the operational time and energy consumption are increased

Engineering Contradiction:
Improvedata integrity during mergingVSAvoidoperational time for data movement
Core Design Contradiction:
ReliabilityVSDuration of action of moving object

Solution Approach 1:

The patent pre-prepares the candidate information structure with the logical-to-physical address mapping table before initiating the garbage collection process. This preliminary preparation enables the memory management circuit to directly access accurate mapping relationships during data movement operations, ensuring data integrity is maintained while significantly reducing the time required for comprehensive data movement and merging operations.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS11334273B1Valid data merging method, memory storage device and memory control circuit unit
Publication Date: 2022.05.17 PHISON ELECTRONICS
  • US11334273B1 patent drawing
  • US11334273B1 patent drawing
  • US11334273B1 patent drawing

AI summary

A valid data merging method, a memory storage device and a memory control circuit unit are provided. The method includes: collecting a first valid data in a source unit according to a first logical-to-physical address mapping table recorded in a candidate information, and determining whether a first data amount of the first valid data is same as a second data amount of a valid data corresponding to a valid count of the source unit; in response to determining that they are the same, copying the first valid data to a target unit; and in response to determining that they are not the same, obtaining one or more second logical-to-physical address mapping table according to a management information of the source unit to collect a second valid data in the source unit, and copying the second valid data to the target unit.