Validity Mapping Using Change Logs for Grouped Address Updates

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing memory systems face challenges in efficiently updating validity mappings due to size restrictions on change logs, leading to increased latency and reduced performance in managing physical address validity.

Innovation Solution

Implementing a change log that sets flags and fields to indicate consecutive or non-consecutive sets of physical addresses, allowing multiple entries of the validity mapping to be updated collectively, thereby reducing the frequency of transfers between volatile and non-volatile memory.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If the change log size is restricted, then the memory system uses less memory resources, but the latency increases and performance decreases due to frequent transfers

Engineering Contradiction:
Improvechange log sizeVSAvoidlatency
Core Design Contradiction:
Quantity of substanceVSLoss of time

Solution Approach 1:

The change log is divided into multiple segments or regions, allowing the system to manage and transfer only the necessary portions rather than the entire log. This segmentation enables more efficient use of limited memory resources while reducing the latency associated with transferring large blocks of data.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The system performs preliminary actions by pre-organizing and pre-processing change log entries before they need to be transferred. This includes grouping consecutive physical addresses and preparing the data structure in advance, which reduces the time required for actual transfers and improves overall performance.

Inventive Principle:
Principle #10Preliminary action

2Quantity of substance

If the change log size is restricted, then the memory system uses less memory resources, but the performance decreases due to increased transfer frequency

Engineering Contradiction:
Improvechange log sizeVSAvoidperformance
Core Design Contradiction:
Quantity of substanceVSProductivity

Solution Approach 1:

Multiple change log entries are merged or combined into single operations when they reference consecutive physical addresses. This merging reduces the total number of transfers required, thereby improving performance despite the restricted change log size.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The change log structure is designed to serve multiple functions simultaneously: it tracks validity mappings, groups consecutive addresses, and manages transfers. This multi-functionality allows the restricted change log to achieve more with less, maintaining performance while using fewer memory resources.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Measurement precision

If individual validity mapping entries are updated frequently, then the mapping accuracy is maintained, but the number of transfers increases and latency increases

Engineering Contradiction:
Improvemapping accuracyVSAvoidlatency
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

Multiple individual validity mapping updates are merged into single batch operations when they pertain to consecutive physical addresses. This approach maintains mapping accuracy by ensuring all updates are applied while reducing the frequency of transfers and the associated latency.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The system maintains continuous tracking of physical address validity in the change log, allowing updates to be accumulated and applied continuously rather than through discrete, frequent transfers. This continuous action maintains accuracy while improving performance.

Inventive Principle:
Principle #20Continuity of useful action

Data Source

PatentUS12591518B2Validity mapping techniques
Publication Date: 2026.03.31 MICRON TECHNOLOGY INC
  • US12591518B2 patent drawing
  • US12591518B2 patent drawing
  • US12591518B2 patent drawing

AI summary

Methods, systems, and devices for validity mapping techniques are described. A memory device may use a change log to update a mapping that indicates whether data stored at respective physical addresses is valid. For example, the memory device may receive a command associated with data having a corresponding set of addresses (whether logical block addresses or physical addresses). The memory device may set an entry of the change log based on whether the set of addresses are consecutive. For example, the memory device may identify whether the set of addresses are consecutive and may set a flag in the entry of the change log to indicate whether the addresses are consecutive. Then, the memory device may update one or more entries of the mapping corresponding to the entry of the change log to indicate whether the addresses corresponding to the one or more entries of the mapping store valid data.