Variable Pulse-Length Internal Signal Generation for Short Clock Periods

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional semiconductor integrated circuits face instability and increased current consumption due to fixed delay times in pulse generating apparatuses, which are inadequate for varying external clock signal periods, leading to malfunction when the period is short.

Innovation Solution

A pulse generating apparatus comprising a latch circuit, clock period detector, and delay controller that adjusts delay time based on detected clock signal periods to generate a stable pulse signal, ensuring efficient operation across different clock signal periods.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a fixed delay time is used in the pulse generating apparatus, then the circuit structure is simple, but the circuit cannot operate stably when the external clock signal period is short

Engineering Contradiction:
Improveoperational stabilityVSAvoidcircuit structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The delay time is made dynamically adjustable based on the external clock signal period. The delay controller receives the external clock signal and adjusts the delay time of the first signal accordingly, allowing the system to adapt to different clock periods and maintain stable operation.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The delay time parameter is changed based on the detected external clock signal period. When the clock period is short, the delay time is reduced to prevent malfunction; when the clock period is long, the delay time can be increased to optimize performance.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If the delay time is increased to ensure sufficient activation time, then the circuit operates reliably, but current consumption increases due to unnecessary activation

Engineering Contradiction:
Improvecircuit operation reliabilityVSAvoidcurrent consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The delay time is dynamically adjusted based on the external clock signal period to match the actual activation requirements. This prevents unnecessary activation and reduces current consumption while maintaining reliable operation.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The delay time parameter is optimized based on the clock period to achieve the minimum necessary activation time, avoiding excessive delay that would cause unnecessary current consumption during non-activation periods.

Inventive Principle:
Principle #35Parameter changes

3Use of energy by moving object

If the delay time is decreased to reduce current consumption, then energy efficiency improves, but the circuit may malfunction when the clock period is short

Engineering Contradiction:
Improvecurrent consumptionVSAvoidcircuit operation stability
Core Design Contradiction:
Use of energy by moving objectVSReliability

Solution Approach 1:

The delay time is dynamically adjusted based on the external clock signal period. When the clock period is short, the delay time is automatically increased to prevent malfunction; when the clock period is long, the delay time is reduced to save energy.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The delay time parameter is changed according to the detected clock period to achieve optimal balance between current consumption and operational reliability for each specific operating condition.

Inventive Principle:
Principle #35Parameter changes

4Adaptability or versatility

If a fixed pulse width is generated, then the circuit design is simple, but the circuit cannot adapt to varying external clock signal periods

Engineering Contradiction:
Improveadaptability to clock periodVSAvoidpulse generating apparatus
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The pulse width is made dynamically adjustable through the delay controller that modifies the delay time based on the external clock signal period, allowing the system to adapt to different operating conditions.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The pulse width parameter is changed based on the detected clock period by adjusting the delay time of the first signal, enabling the circuit to generate appropriate pulse widths for different clock frequencies.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS7791392B2Apparatus and method for generating internal signal with variable pulse length according to period of external clock signal
Publication Date: 2010.09.07 SK HYNIX INC
  • US7791392B2 patent drawing
  • US7791392B2 patent drawing
  • US7791392B2 patent drawing

AI summary

An apparatus for generating a pulse which generates an internal signal. The apparatus includes a latch circuit latching an input signal to output a first signal. A clock period detector detects a period of an external clock signal to output a period detecting signal and a delay controller adjusts a delay time of the first signal to output a second signal in response to the period detecting signal. A signal generator receives the first signal and the second signal to output a pulse signal.