Variable Resistance Memory Cell Array With Interlayer Insulation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In miniaturized variable resistance memories, the close proximity of adjacent memory cells leads to mutual interference, causing erroneous operations, particularly in phase-change memories where a high current density is required for stable reset operations.
Innovation Solution
A storage device design with a 3-dimensional memory cell array structure, where variable resistance layers are separated by interlayer insulating layers and conductive layers are arranged to maintain a shorter distance between adjacent memory cells, reducing leakage currents and stabilizing reset operations by increasing current density without increasing wiring resistance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If miniaturization of variable resistance memories is implemented to shorten distances between adjacent memory cells, then storage density is improved, but mutual interference between adjacent memory cells increases causing erroneous operations
Solution Approach 1:
The patent divides the continuous variable resistance layer into discrete, isolated memory cell units by introducing interlayer insulating layers between adjacent cells. This segmentation prevents electrical interference between neighboring cells while maintaining high storage density through the 3D stacked architecture.
Solution Approach 2:
The patent applies different material properties and structural characteristics to different regions: the variable resistance layer has specific compositional gradients, interlayer insulating layers provide electrical isolation, and conductive layers have optimized width variations. These localized property variations enable both high density and reliable operation.
2Reliability
If high current density is applied to the variable resistance layer for reset operation in phase-change memories, then reset operation stability is improved, but mutual interference between adjacent memory cells increases
Solution Approach 1:
The interlayer insulating layers act as intermediary barriers between adjacent memory cells. These insulating layers block the spread of leakage currents and electromagnetic interference generated during high-current-density reset operations, enabling stable switching without affecting neighboring cells.
Solution Approach 2:
The patent transitions from planar 2D memory architecture to 3D stacked architecture with variable resistance layers separated in the vertical dimension by insulating layers. This dimensional change allows high current density operation while spatially isolating adjacent cells to prevent interference.
3Reliability
If conductive layer width is reduced to decrease wiring resistance, then current density for reset operation is improved, but device complexity increases
Solution Approach 1:
The conductive layers are designed with non-uniform width characteristics - narrower widths in regions requiring high current density for reset operations, and wider widths in regions for current collection and distribution. This localized width variation optimizes electrical performance while managing structural complexity.
Solution Approach 2:
The conductive layer structure incorporates varying widths along different regions to dynamically adapt current distribution patterns. This dynamic geometric variation enables optimized current density where needed while maintaining overall structural integrity and manageability.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The design effectively prevents mutual interference and stabilizes reset operations in phase-change memories by separating variable resistance layers and optimizing conductive layer widths, ensuring reliable data storage without increasing wiring resistance.
Implementation Method 1
phase-change memories in which resistivity of a high resistance state is relatively low
Implementation Method 2
interlayer insulating layers...separating variable resistance layers
Data Source
AI summary
A storage device includes a first conductive layer, a second conductive layer, a third conductive layer, a fourth conductive layer, a fifth conductive layer, and a sixth conductive layer. The storage device further includes a first variable resistance layer provided between the first and fifth conductive layers, a second variable resistance layer provided between the second and fifth conductive layers, a third variable resistance layer provided between the third and fifth conductive layers, and a fourth variable resistance layer provided between the first and sixth conductive layers. A first distance between the first and second variable resistance layers is shorter than a second distance between a portion of the first conductive layer and a portion of the second conductive layer which face each other across a region between the fifth and sixth conductive layers.