Variable Resistance Memory Device Dynamic Compliance Current Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current nonvolatile memory technologies, particularly resistive RAM (RRAM), face challenges in achieving improved storage capacity, integration density, and operating characteristics, necessitating enhanced control over program operations and reduced power consumption.
Innovation Solution
A variable resistance memory device with a read/write circuit that adjusts compliance current during program operations, allowing for precise control through multiple program loops with varying compliance currents, thereby optimizing programming performance and reducing power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If a fixed compliance current is used during program operations, then the control process is simple, but the programming precision and storage capacity are insufficient
Solution Approach 1:
The patent implements dynamic compliance current adjustment by varying the compliance current across multiple program loops. The read/write circuit changes the compliance current value in each loop based on verification results, transitioning from a static fixed current approach to a dynamic adaptive approach that optimizes programming precision while managing complexity through controlled variation.
Solution Approach 2:
The patent changes the compliance current parameter across different program loops to achieve precise resistance control. By adjusting this key parameter dynamically during the programming process and based on verification outcomes, the system achieves high programming precision without requiring overly complex control mechanisms.
2Manufacturing precision
If multiple program loops with varying compliance currents are implemented, then programming precision is improved, but power consumption increases
Solution Approach 1:
The patent employs periodic program loops with alternating compliance current values to achieve precise resistance control. By using periodic cycles of programming and verification with varying currents, the system achieves high precision while managing power consumption through the structured, repetitive nature of the operation sequences.
Solution Approach 2:
The patent implements feedback control where verification results from each program loop inform the compliance current selection for subsequent loops. This feedback mechanism ensures that power is consumed efficiently by adjusting the compliance current based on actual programming progress, avoiding unnecessary high-current operations once the target resistance is achieved.
3Quantity of substance
If compliance current is adjusted in successive loops, then storage capacity and integration density improve, but device complexity increases
Solution Approach 1:
The patent uses dynamic compliance current adjustment across program loops to enhance storage capacity and integration density. The read/write circuit is designed to adaptively change current parameters based on programming progress, achieving higher storage efficiency through controlled dynamic behavior rather than static operation.
Solution Approach 2:
The patent achieves improved storage capacity and integration density by systematically changing the compliance current parameter across multiple program loops. This parameter variation enables more efficient utilization of memory cell states, increasing effective storage capacity while the read/write circuit manages the complexity through structured parameter control.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enables improved control over program operations in variable resistance memory devices, reducing power consumption and enhancing storage efficiency by finely tuning the resistance values of memory cells.
Implementation Method 1
A variable resistance material film of the RRAM shows a reversible resistance variation according to a polarity or a magnitude of an applied pulse
Data Source
AI summary
A variable resistance memory device comprises a variable resistance memory cells and a read/write circuit configured to provide a program voltage to the variable resistance memory cell, and further configured to adjust a compliance current flowing through the variable resistance memory cell in successive loops of a program operation.