Variable-Resistance Memory Cell Read Margin and Lifespan

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Semiconductor storage devices using variable-resistance elements face challenges in maintaining operational reliability due to resistance value fluctuations, which can reduce read margins and increase write error rates, especially when using conventional read and write operations.

Innovation Solution

The semiconductor storage device employs a self-referenced read operation with a destructive read and write-back mechanism, utilizing a write driver to apply specific voltage durations for reading and writing, and an error correction circuit to manage data integrity, thereby reducing stress on memory cells and extending their lifespan.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional read and write operations are used with variable-resistance elements, then data storage and retrieval can be performed, but resistance value fluctuations reduce read margins and increase write error rates

Engineering Contradiction:
Improveoperational reliabilityVSAvoidread margin
Core Design Contradiction:
ReliabilityVSMeasurement precision

Solution Approach 1:

The patent segments the read operation into two separate write operations with different voltage polarities and duration. First, a write operation with voltage of first polarity is performed for first duration to set reference data. Second, a write operation with voltage of second polarity (opposite to first polarity) is performed for second duration to read the target data. This segmentation allows comparison between reference and target states to determine the stored data value, effectively compensating for resistance fluctuations and improving read margin.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent changes multiple parameters of the write operations: voltage polarity (first polarity vs. second polarity), voltage duration (first duration vs. second duration), and uses these parameter variations to create a differential measurement scheme. By varying these parameters systematically, the patent enables accurate data retrieval despite resistance value fluctuations in the variable-resistance element.

Inventive Principle:
Principle #35Parameter changes

2Productivity

If conventional read and write operations are used with variable-resistance elements, then data storage and retrieval can be performed, but write error rates increase

Engineering Contradiction:
Improvedata retrieval efficiencyVSAvoidwrite error rate
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent performs a preliminary write operation with voltage of first polarity for first duration to establish reference data in the variable-resistance element before performing the actual read operation. This preliminary action creates a known reference state that can be compared against the target state, enabling accurate data retrieval while maintaining consistent write conditions that reduce write error rates.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent implements a feedback mechanism where the result of the second write operation (with voltage of second polarity) is compared against the reference data established by the first write operation. This feedback comparison allows the system to determine the stored data value accurately and adjust for any variations in resistance, thereby reducing write error rates while maintaining productivity.

Inventive Principle:
Principle #23Feedback

3Ease of operation

If stress is applied to memory cells during read and write operations, then data can be accessed, but memory cell lifespan is reduced

Engineering Contradiction:
Improvedata access capabilityVSAvoidmemory cell lifespan
Core Design Contradiction:
Ease of operationVSDuration of action of stationary object

Solution Approach 1:

The patent uses periodic action by alternating between write operations with voltage of first polarity and write operations with voltage of second polarity. This periodic switching of voltage polarity and duration allows data to be read through differential measurement without requiring continuous high-stress conditions, thereby reducing cumulative stress on memory cells and extending their lifespan while maintaining data access capability.

Inventive Principle:
Principle #19Periodic action

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach enhances the reliability of memory cells by reducing stress and maintaining a constant write error rate through controlled voltage application, ensuring efficient data storage and retrieval while extending the memory cell's lifetime.

Implementation Method 1

A semiconductor storage device including a variable-resistance element is known

Methodology Applied
Scientific EffectVariable resistance: Electrical Resistance

Data Source

PatentUS10956092B2Semiconductor storage device
Publication Date: 2021.03.23 KIOXIA CORP
  • US10956092B2 patent drawing
  • US10956092B2 patent drawing
  • US10956092B2 patent drawing

AI summary

A semiconductor storage device comprises first and second memory cells each including a variable-resistance element, a write driver, and a control circuit that concurrently performs an operation to read first data in the first memory cell and second data in the second memory cell, the operation to read the first data including a first write operation for a first time length and the operation to read the second data including a second write operation for a second time length. In the first write operation, the write driver applies, to the first memory cell, a first voltage for a third time length and a second voltage different from the first voltage for a fourth time length. In the second write operation, the write driver applies the first voltage to the second memory cell for a fifth time length longer than the third time length and longer than the fourth time length.