Variable Resistance Memory Device Spacer Design

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Variable resistance memory devices face challenges in achieving high integration due to high reset current requirements and instability in manufacturing processes, particularly for confined structures.

Innovation Solution

A variable resistance memory device structure is developed with a specific configuration including a semiconductor substrate, insulating layers, a switching device, a lower electrode, a spacer, a variable resistance material layer, and an upper electrode, where the spacer is formed in a step-wise manner to reduce the contact area and reset current, and the manufacturing method involves forming these layers in a controlled manner to enhance stability.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If a confined structure is used to achieve high integration, then device density improves, but manufacturing process stability deteriorates

Engineering Contradiction:
Improvedevice densityVSAvoidmanufacturing process stability
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The manufacturing process is divided into multiple sequential steps: forming the lower electrode, depositing the first spacer material, etching the first spacer, depositing the second spacer material, and etching the second spacer. This segmentation allows each step to be optimized independently, achieving high integration through the final confined structure while maintaining manufacturing stability through controlled, discrete process steps

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The lower electrode is formed in advance before the variable resistance material layer is deposited. The spacers are formed in a step-wise manner with preliminary deposition and etching steps that prepare the structure for subsequent material deposition. These preliminary actions establish a stable foundation that enables high device density while maintaining process control

Inventive Principle:
Principle #10Preliminary action

2Use of energy by moving object

If the contact area between lower electrode and variable resistance material is reduced to lower reset current, then power consumption decreases, but manufacturing complexity increases

Engineering Contradiction:
Improvereset currentVSAvoidmanufacturing complexity
Core Design Contradiction:
Use of energy by moving objectVSDevice complexity

Solution Approach 1:

The spacer formation is divided into multiple steps with different materials: a first spacer material is deposited and etched to create a preliminary structure, then a second spacer material is deposited and etched to form the final spacer. This segmentation enables precise control of the contact area between the lower electrode and variable resistance material, reducing reset current while keeping each individual manufacturing step relatively simple

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The step-wise spacer formation creates different regions with different properties: the first spacer region provides initial structural definition, while the second spacer region provides final precise dimensional control. This local differentiation of spacer properties enables precise contact area control to reduce reset current without requiring complex single-step manufacturing processes

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS9490299B2Variable resistance memory device
Publication Date: 2016.11.08 MIMIRIP LLC
  • US9490299B2 patent drawing
  • US9490299B2 patent drawing
  • US9490299B2 patent drawing

AI summary

A variable resistance memory device and a method of manufacturing the same are provided. The variable resistance memory device includes a first insulating layer formed on a semiconductor substrate, the first insulating layer having a first hole formed therein. A switching device is formed in the first hole. A second insulating layer is formed over the first insulating layer and the second insulating layer includes a second hole. A lower electrode is formed along a surface of the second insulating layer that defines the second hole. A spacer is formed on the lower electrode and exposes a portion of the surface of the lower electrode. A variable resistance material layer is formed in the second hole, and an upper electrode is formed on the variable resistance material layer.