Variable Resistance Element Patterning via Metal Compound Etch Barrier
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
There is a demand for electronic devices that can store data efficiently with low power consumption and high performance, particularly in miniaturized forms, which existing memory technologies struggle to meet due to limitations in patterning and etching processes for variable resistance elements.
Innovation Solution
The development of semiconductor memory devices with a metal compound layer surrounding the upper electrode, which acts as an etch barrier to facilitate the patterning of variable resistance elements, ensuring reliable and efficient data storage by using a metal oxide or nitride layer with a low etch rate, thereby preventing sidewall damage during etching.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If conventional etching processes are used for patterning variable resistance elements, then manufacturing simplicity is maintained, but sidewall damage occurs and patterning precision deteriorates
Solution Approach 1:
A metal compound layer (oxide or nitride) is introduced as an intermediary between the upper electrode and the variable resistance element. This layer acts as a protective mediator during etching processes, preventing direct contact between the etchant and the variable resistance element sidewalls, thereby preventing sidewall damage while enabling precise patterning.
Solution Approach 2:
The metal compound layer is formed on the upper electrode before the etching of the variable resistance element. This preliminary formation of the protective layer ensures that the etching process can proceed without damaging the variable resistance element sidewalls, as the protective layer is already in place to absorb or resist the etchant.
2Productivity
If miniaturization is pursued to improve device performance, then device density increases, but patterning difficulty increases due to existing process limitations
Solution Approach 1:
The metal compound layer serves as a protective intermediary that enables precise patterning at miniaturized dimensions. By preventing sidewall damage during etching, it allows for the fabrication of smaller, more densely packed variable resistance elements while maintaining manufacturing precision.
Solution Approach 2:
The introduction of the metal compound layer changes the etching parameters by providing a layer with different etch resistance properties. This allows for controlled etching processes that can achieve finer feature sizes and better patterning precision, enabling device miniaturization and increased density.
3Reliability
If protective layers are added to prevent sidewall damage, then reliability improves, but manufacturing complexity increases
Solution Approach 1:
The metal compound layer is formed by changing the chemical state of the upper electrode material through oxidation or nitridation. This parameter change (from metal to metal compound) provides the protective function while using a simple thermal or plasma treatment process, avoiding the need for complex multi-layer protective structures.
Solution Approach 2:
The upper electrode structure is transformed into a composite material system where the metal compound layer (oxide or nitride) combines with the underlying metal electrode. This composite structure provides both the electrical functionality of the metal and the protective properties of the compound, achieving reliability improvement without significant manufacturing complexity increase.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enhances the reliability and yield of the semiconductor memory devices by allowing precise shaping of variable resistance elements, improving operating characteristics and data storage capabilities while maintaining low power consumption.
Implementation Method 1
the metal compound layer has a low etch rate lower than etch rates of materials in the magnetic resistance element
Data Source
AI summary
A method of manufacturing an electronic device including a semiconductor memory is provided. The method may include forming a material layer for forming a variable resistance element over a substrate, forming a metal layer over the material layer, forming a mask pattern over the metal layer, forming a metal layer pattern by etching the metal layer using the mask pattern as an etch barrier, performing a surface treatment on the metal layer pattern, and etching the material layer using the metal layer pattern and the metal compound layer as an etch barrier to form a variable resistance element having an external side aligned with an external side of the metal compound layer. An external part of the metal layer pattern may be transformed into a metal compound layer. The metal compound layer may have a low etch rate as an etch barrier.