Variable Width Data Input for Pattern Recognition Processors
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing pattern-recognition systems face performance bottlenecks when processing large volumes of data due to their fixed-width capabilities, which restrict the utilization of wider bus capacities and lead to increased delays and bus congestion as the number of patterns to be searched increases.
Innovation Solution
A variable-width data input system is introduced, allowing the pattern-recognition processor to receive and process data streams of varying widths by using address signals to indicate valid bytes, enabling efficient processing across wider buses and reducing the impact of increased search criteria on performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of operation
If a fixed-width device processes data streams, then the device can maintain simple processing logic, but the bus capacity is not fully utilized and processing speed decreases
Solution Approach 1:
The patent segments the data stream into individual bytes and processes them sequentially through a byte-oriented device. Each byte is extracted from the wider data bus and processed independently, allowing the simple fixed-width device to handle data while the wider bus capacity is utilized through parallel byte extraction and sequential processing
Solution Approach 2:
The patent introduces an intermediary mechanism that sits between the wide bus and the byte-oriented device. This intermediary extracts individual bytes from the wider data stream and feeds them to the processing device, enabling the simple device to operate efficiently while utilizing the full capacity of the wider bus through controlled byte-by-byte processing
2Adaptability or versatility
If individual bytes are accessed on wider buses, then byte-oriented devices can be supported, but bus congestion occurs and performance slows down
Solution Approach 1:
The patent segments the wide bus data into individual bytes and processes them in an organized sequential manner. By dividing the data stream into discrete byte units that can be handled systematically, the system supports byte-oriented devices without causing bus congestion, as each byte is processed efficiently in sequence rather than causing random access conflicts
Solution Approach 2:
The patent implements dynamic byte extraction and processing where the system adaptively handles byte-oriented device requirements. The intermediary mechanism dynamically extracts bytes from the wide bus based on processing needs, allowing flexible support for byte-oriented devices while maintaining optimal bus utilization and preventing congestion through adaptive control
3Measurement precision
If multiple patterns are searched sequentially, then each pattern can be detected accurately, but the delay increases with the number of patterns
Solution Approach 1:
The patent segments the pattern recognition task into individual byte-level comparisons. By breaking down multi-pattern searches into sequential byte comparisons, the system maintains accurate pattern detection while reducing overall search delay. Each byte is compared against multiple patterns in sequence, allowing accurate detection without the cumulative delay of processing entire patterns separately
Solution Approach 2:
The patent applies partial action by performing byte-level comparisons rather than complete pattern comparisons at each step. This partial processing approach allows the system to quickly eliminate non-matching patterns at the byte level, maintaining detection accuracy while significantly reducing the time required to search through multiple patterns by not fully processing each pattern sequentially
Data Source
AI summary
Disclosed are methods and systems for variable width data input to a pattern-recognition processor. A variable width data input method may include receiving bytes over a data bus having a first width and receiving one or more signals indicating the validity of each of the one or more bytes. The valid bytes may be sequentially provided to a pattern-recognition processor in an 8-bit wide data stream. In an embodiment, a system may include one or more address lines configured to provide the one or more signals indicating the validity of the bytes transferred over the data bus. The system may include a buffer and control logic to sequentially process the valid bytes.