Variable-Width Data Input for Pattern Recognition Bus Throughput
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing pattern-recognition systems in computing face bottlenecks when processing large volumes of data due to their fixed-width capabilities, leading to slowed data receipt and bus congestion, as they are only capable of processing one byte at a time, regardless of the bus width.
Innovation Solution
A variable-width data input system is introduced, where a pattern-recognition processor can receive and process data streams of varying widths by using address signals to indicate valid bytes, allowing for simultaneous evaluation of multiple search criteria and efficient data processing across wider buses.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If a fixed-width device processes data one byte at a time, then the device structure remains simple, but the processing speed decreases and bus congestion increases
Solution Approach 1:
The patent implements a variable-width data input mechanism that dynamically adjusts the data width based on the actual data size. The system can switch between processing 1 byte, 2 bytes, or 4 bytes per cycle depending on the data characteristics, allowing the fixed-width device to achieve variable-width processing capabilities without requiring multiple fixed-width devices.
Solution Approach 2:
The patent segments the data processing into variable-width units by using address signals to indicate valid bytes. The system divides the data stream into segments of different widths (1 byte, 2 bytes, or 4 bytes) and processes them accordingly, enabling efficient utilization of the bus width while maintaining compatibility with the fixed-width device architecture.
2Productivity
If the device accesses individual bytes on a wider bus, then compatibility with the data stream is maintained, but the full bus capacity is not utilized causing performance slowdown
Solution Approach 1:
The patent changes the data width parameter dynamically by using address signals to indicate the number of valid bytes. The system can configure the data input width to be 1 byte, 2 bytes, or 4 bytes per bus cycle, allowing optimal utilization of the bus capacity while maintaining compatibility with various data stream formats.
Solution Approach 2:
The patent creates a universal data input mechanism that can handle multiple data widths (1 byte, 2 bytes, or 4 bytes) through a single variable-width interface. This multi-functional approach allows the device to accommodate different data stream types and bus widths without requiring separate specialized interfaces for each case.
3Reliability
If multiple patterns are searched sequentially in the data stream, then pattern recognition accuracy is maintained, but the delay before processing the next data portion increases
Solution Approach 1:
The patent enables continuous data processing by allowing multiple patterns to be searched in parallel across different bus cycles. The variable-width data input mechanism ensures that data is continuously available for processing without idle cycles, maintaining both pattern recognition accuracy and processing speed by eliminating unnecessary delays between pattern searches.
Data Source
AI summary
Disclosed are methods and systems for variable width data input to a pattern-recognition processor. A variable width data input method may include receiving bytes over a data bus having a first width and receiving one or more signals indicating the validity of each of the one or more bytes. The valid bytes may be sequentially provided to a pattern-recognition processor in an 8-bit wide data stream. In an embodiment, a system may include one or more address lines configured to provide the one or more signals indicating the validity of the bytes transferred over the data bus. The system may include a buffer and control logic to sequentially process the valid bytes.