Vertical Decoders for High-Density Memory Arrays
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current memory devices face challenges in increasing memory cell density, reducing size, and decreasing power consumption while maintaining data retention and reliability, particularly in the design and operation of memory arrays.
Innovation Solution
The implementation of vertical decoders with doped materials extending perpendicular to the substrate surface, allowing for reduced size and resistance in word-lines and bit-lines, and enabling a three-dimensional memory array configuration that increases memory cell density and reduces power usage.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If traditional horizontal decoders are used in memory arrays, then the decoder functionality is maintained, but the memory cell density is limited and the array size is larger
Solution Approach 1:
The patent applies dimensionality change by transitioning from traditional horizontal decoder layouts to vertical decoder configurations. The vertical decoders extend in the vertical direction (perpendicular to the substrate surface) rather than horizontally, allowing memory cells to be packed more densely in the planar view while maintaining full decoder functionality through the vertical extension of doped materials and conductive structures.
2Reliability
If vertical decoders with extended doped materials are implemented, then the resistance of word-lines and bit-lines is reduced, but the manufacturing process complexity increases
Solution Approach 1:
The patent segments the decoder structure into distinct vertical components: doped semiconductor regions extending from the substrate surface upward, conductive lines positioned at different vertical levels, and insulating layers separating these components. This segmentation allows each component to be optimized independently while collectively achieving reduced resistance through vertical current paths that minimize lateral traversal distance.
3Use of energy by moving object
If three-dimensional memory array configuration is used, then power consumption is reduced, but the data retention and reliability may be compromised
Solution Approach 1:
The patent changes the geometric parameters of the memory array by implementing vertical decoder structures that extend upward from the substrate, creating a three-dimensional configuration. This parameter change reduces the lateral distance that bit-lines and word-lines must traverse, thereby reducing resistive power losses. Data retention is maintained through proper design of the vertical junctions and conductive paths that preserve signal integrity despite the increased vertical dimension.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enhances memory cell density, reduces the size and power consumption of memory arrays, and improves data retention by optimizing the placement and orientation of decoders within the memory array, leading to more efficient and compact memory devices.
Implementation Method 1
vertical decoders with doped materials extending perpendicular to the substrate surface, allowing for reduced size and resistance in word-lines and bit-lines
Data Source
AI summary
Methods, systems, and devices for a decoder are described. The memory device may include a substrate, an array of memory cells coupled with the substrate, and a decoder coupled with the substrate. The decoder may include a doped material that may extend between a first conductive line and an access line of the array of memory cells in a first direction (e.g., away from a surface of the substrate) and the doped material may be configured to selectively couple the first conductive line of the decoder with the access line of the array of memory cells. The access line may be coupled with two decoders, in some cases.