Vertical JFET Mesa Layout for Localized UIS Avalanche Breakdown
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional power semiconductor devices face challenges with unclamped inductive switching (UIS) failures due to localized heating and hotspot formation, which can lead to catastrophic device failure under high reverse bias conditions.
Innovation Solution
The design incorporates mesa stripes with varying widths and doping concentrations, along with edge termination regions, to preferentially induce UIS breakdown at the device's ends or edge termination, reducing the risk of gate debiasing and hotspotting by directing UIS current away from the active area.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional power semiconductor devices are used with uniform structure, then manufacturing is simpler, but UIS breakdown occurs in the active region causing localized heating and catastrophic failure
Solution Approach 1:
The patent applies local quality by creating mesa stripes with varying widths across different regions of the device. The end portions have narrower widths compared to central portions, which locally modifies the electric field distribution. This non-uniform structure directs UIS breakdown to occur preferentially at the end portions rather than in the active region, thereby improving reliability without requiring complete structural redesign throughout the entire device.
Solution Approach 2:
The device structure is segmented into distinct regions with different mesa stripe characteristics. The end portions are separated from central portions by trenches, creating electrically isolated segments. This segmentation allows different regions to have optimized characteristics - end portions with narrower mesas for UIS breakdown initiation, and central portions with wider mesas for normal operation, thus resolving the contradiction between reliability and complexity.
2Temperature
If mesa stripes have varying widths to direct UIS breakdown, then heating is more uniform, but manufacturing precision requirements increase
Solution Approach 1:
The patent implements preliminary action by pre-defining the mesa stripe width variations and trench positions during the fabrication process. The narrower end portion mesas and separating trenches are created in advance during epitaxial growth or subsequent processing steps. This preliminary structuring ensures that during UIS events, the breakdown naturally occurs at predetermined locations, achieving uniform heat distribution while maintaining controllable manufacturing parameters through standard semiconductor fabrication techniques.
3Reliability
If UIS breakdown is localized at end portions, then gate debiasing is reduced, but device structure becomes more complex
Solution Approach 1:
The patent merges the UIS protection function with the existing edge termination structure. The narrower mesa stripes at the end portions serve dual purposes: they define the edge termination region and simultaneously create preferential paths for UIS breakdown. By combining these functions into a single structural feature rather than adding separate protection mechanisms, the patent improves gate debiasing resistance while minimizing the increase in device complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This design enhances the UIS capability of semiconductor devices by uniformly dissipating heat and reducing the likelihood of thermal runaway, thereby improving the device's ability to handle high reverse bias conditions without failing.
Implementation Method 1
The second channel doping may be selected to preferentially induce unclamped inductive switching (UIS) breakdown near the end portions of the mesa stripes before UIS breakdown occurs near the central portions of the mesa stripes under voltage blocking conditions.
Data Source
AI summary
A semiconductor device includes an active region comprising first and second mesa stripes and a trench between the mesa stripes. The trench has a first width between the first and second mesa stripes near a central portion of the first and second mesa stripes and a second width between the first and second mesa stripes near end portions of the first and second mesa stripes. The second width is less than the first width.