Vertical Memory Devices With Dummy Channel Regions

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current memory devices face challenges in increasing integration density and improving breakdown voltage characteristics, particularly in vertical transistor structures.

Innovation Solution

The development of semiconductor memory devices with vertical transistor structures that include a semiconductor substrate, gate electrode layers, channel regions, dummy channel regions, and a substrate insulating layer, where the dummy channel regions are spaced apart from the semiconductor substrate to prevent selective epitaxial growth and enhance breakdown voltage characteristics.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If dummy channel regions are directly contacted with the semiconductor substrate, then manufacturing is simplified, but selective epitaxial growth cannot be prevented and breakdown voltage characteristics deteriorate

Engineering Contradiction:
Improvebreakdown voltage characteristicsVSAvoiddevice structure complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

A substrate insulating layer is introduced as an intermediary between the dummy channel regions and the semiconductor substrate. This insulating layer prevents direct contact, thereby blocking selective epitaxial growth at the dummy channel region interfaces while maintaining structural control and improving breakdown voltage characteristics without excessive manufacturing complexity

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The device structure is segmented into distinct functional zones: active channel regions for memory operation and dummy channel regions separated by substrate insulating layers. This segmentation isolates the dummy channel regions to prevent unwanted epitaxial growth while preserving the integrity and performance of the active channel regions

Inventive Principle:
Principle #1Segmentation

2Productivity

If vertical transistor structures are used to increase integration density, then productivity improves, but breakdown voltage characteristics worsen

Engineering Contradiction:
Improveintegration densityVSAvoidbreakdown voltage characteristics
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

Different regions of the vertical transistor structure are assigned different qualities: active channel regions maintain direct substrate contact for optimal electrical performance, while dummy channel regions are isolated by substrate insulating layers to prevent epitaxial growth. This local differentiation allows vertical stacking for high integration density while maintaining reliable breakdown voltage characteristics through localized structural control

Inventive Principle:
Principle #3Local quality

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration increases integration density and improves breakdown voltage characteristics by preventing short circuits and ensuring controlled epitaxial growth, leading to more efficient memory device performance.

Implementation Method 1

dummy channel regions spaced-apart from the semiconductor substrate to prevent selective epitaxial growth

Methodology Applied
Scientific EffectEpitaxial growth: Epitaxy

Data Source

PatentUS10153292B2Vertical memory devices having dummy channel regions
Publication Date: 2018.12.11 SAMSUNG ELECTRONICS CO LTD
  • US10153292B2 patent drawing
  • US10153292B2 patent drawing
  • US10153292B2 patent drawing

AI summary

A memory device includes a plurality of channel regions that each extend in a direction perpendicular to an upper surface of a substrate, a plurality of gate electrode layers and a plurality of insulating layers stacked on the substrate adjacent the channel regions, each of the gate electrodes extending different lengths, and a plurality of dummy channel regions adjacent first ends of the plurality of gate electrode layers, wherein the substrate includes a substrate insulating layer formed below the plurality of dummy channel regions.