Vertical Memory Device Dummy Channel Short-Circuit Prevention
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current memory devices face challenges in achieving high integration density while maintaining performance and cost-effectiveness, particularly in the development of vertical memory devices where the integration of memory cells and wiring structures is complex.
Innovation Solution
A vertical memory device design featuring a substrate with a cell array region, word line contact region, and peripheral circuit region, including gate electrodes, channel structures, dummy channel structures, and conductive lines that are electrically connected and arranged to enable efficient data storage and retrieval, with a method of fabrication that involves specific layering and etching processes to minimize space and prevent short-circuiting.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If memory cells are vertically stacked to increase integration density, then the integration degree is improved, but the wiring complexity and device size increase
Solution Approach 1:
The patent transitions from planar 2D memory cell arrangement to vertical 3D stacking, where memory cells are arranged in multiple layers along the vertical direction. This dimensional change allows significantly higher integration density within the same footprint area, as cells can be stacked one on top of another rather than only side-by-side in a single plane.
Solution Approach 2:
The substrate is divided into distinct functional regions including cell array regions for memory storage, word line contact regions for control signals, and peripheral circuit regions for support functions. This segmentation allows each region to be optimized independently and simplifies the wiring architecture by localizing functions to specific areas, reducing overall wiring complexity.
2Reliability
If conductive lines are routed through the substrate to connect gate electrodes, then electrical connection is achieved, but short-circuiting risks increase
Solution Approach 1:
Dummy channel structures are introduced as intermediary elements between the conductive lines and the active channel structures. These dummy structures serve as physical barriers and electrical isolators, preventing direct contact between conductive lines that would otherwise risk short-circuiting, while still allowing the conductive lines to maintain their routing paths for electrical connection.
Solution Approach 2:
The harmful potential for short-circuiting is extracted and isolated by separating the conductive lines from direct proximity to active channels. By routing conductive lines through regions with dummy channel structures rather than directly through active memory cell regions, the patent removes the short-circuit risk from the electrical connection path while preserving necessary electrical connectivity.
3Reliability
If dummy channel structures are added to prevent short-circuiting, then reliability is improved, but device area increases
Solution Approach 1:
The dummy channel structures are merged with the existing vertical stacking architecture and regional subdivision framework. Rather than adding separate isolated structures, the dummy channels are integrated into the vertical cell stacks in the word line contact regions, utilizing the same vertical space and manufacturing processes as the active cells, thereby minimizing additional area overhead.
Solution Approach 2:
The dummy channel structures serve multiple functions: they act as physical barriers to prevent short-circuiting, maintain the vertical stacking geometry for manufacturing consistency, and preserve the regional architecture. This multi-functionality allows a single structural element to address several design requirements simultaneously, reducing the need for additional separate components that would increase device area.
Data Source
AI summary
A vertical memory device includes a substrate with a cell array region, a word line contact region, and a peripheral circuit region, gate electrodes parallel to the substrate in the cell array and word line contact regions, the gate electrodes being stacked and spaced apart in a direction perpendicular to the substrate, a channel structure through the gate electrodes in the cell array region, the channel structure being electrically connected to the substrate, a dummy channel structure through the gate electrodes in the word line contact region, the dummy channel structure being spaced apart from the substrate, and a conductive line parallel to the substrate and electrically connected to a first gate electrode, the conductive line crossing at least a portion of an extension of the dummy channel structure in the perpendicular direction.