Vertical Memory Ground Select Line Leakage Prevention

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The integration density of two-dimensional memory devices is limited by the need for expensive equipment to form fine patterns and the limited area of chip dies, leading to a demand for vertical memory devices with a three-dimensional structure.

Innovation Solution

The development of an integrated circuit device with a vertical memory device, where the occurrence of leakage current through dummy contact plugs is inhibited by forming a ground select line with a relatively short horizontal length in the connection region where the dummy contact plug is arranged.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If a vertical memory device structure is adopted to increase integration density, then the integration density is improved, but the risk of leakage current through dummy contact plugs increases

Engineering Contradiction:
Improveintegration densityVSAvoidleakage current prevention
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The ground select line is extended in the horizontal direction in advance within the connection region to create a preliminary protective structure. This extension is performed before the dummy contact plug formation, ensuring that the ground select line is already positioned to intercept and prevent leakage current paths that may form through the dummy contact plugs, thus proactively addressing the reliability issue while maintaining high integration density

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The ground select line acts as an intermediary element between the dummy contact plug and the channel structure. By extending the ground select line horizontally, it serves as a mediating conductive path that provides a controlled electrical connection to ground, preventing uncontrolled leakage current from reaching the channel structure through the dummy contact plug, thus resolving the contradiction between integration density and leakage prevention

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If the ground select line is extended horizontally to prevent leakage current, then the leakage current is inhibited, but the manufacturing complexity increases

Engineering Contradiction:
Improveleakage current preventionVSAvoidgate electrode structure complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The ground select line extension is merged with the existing gate electrode structure in the connection region. Instead of creating a separate protective structure, the ground select line itself is extended to serve dual purposes: maintaining its original vertical memory function and providing horizontal leakage current prevention, thus improving reliability without significantly increasing device complexity

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The ground select line is designed to perform multiple functions simultaneously: it maintains its role in the vertical memory device operation while its horizontal extension provides an additional function of preventing leakage current through dummy contact plugs. This multi-functionality approach allows the same structure to address both memory functionality and reliability concerns without adding separate dedicated structures

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS12295142B2Integrated circuit devices and electronic systems including the same
Publication Date: 2025.05.06 SAMSUNG ELECTRONICS CO LTD
  • US12295142B2 patent drawing
  • US12295142B2 patent drawing
  • US12295142B2 patent drawing

AI summary

An integrated circuit device according to the inventive concept includes: a semiconductor substrate including a cell region and a connection region; a gate stack including a plurality of gate electrodes and a plurality of insulating layers extending on a main surface of the semiconductor substrate in a horizontal direction and alternately stacked thereon in a vertical direction, the gate stack having a stair structure in the connection region; and a plurality of contact plugs in the connection region, wherein, in a portion of the connection region, a first length, in the horizontal direction, of a first gate electrode that is located in the lowest layer among the plurality of gate electrodes is less than a second length, in the horizontal direction, of a second gate electrode that is located above the first gate electrode.