Microelectronic Interconnect Element with Vertical Metal Line Stacking
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current microelectronic interconnect elements face limitations in wiring density due to minimum spacing constraints imposed by photolithographic processes, which restrict the density of metal wiring lines on dielectric layers.
Innovation Solution
The proposed solution involves a microelectronic interconnect element with first and second metal lines having surfaces extending within the same reference plane, with a dielectric layer separating them, allowing for a smaller pitch between adjacent lines than in traditional designs, achieved through etching or plating processes with controlled thickness and spacing.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If traditional photolithographic processes are used to form metal lines, then manufacturing reliability is maintained, but wiring density is limited due to minimum spacing constraints
Solution Approach 1:
The patent transitions from planar metal line formation to three-dimensional vertical stacking of metal lines. Multiple metal lines are formed in different vertical layers (first metal lines above reference plane, second metal lines below reference plane), allowing density improvement without reducing horizontal spacing. This dimensional change enables higher wiring density while maintaining manufacturable spacing constraints.
Solution Approach 2:
The patent segments the metal line structure into distinct vertical groups: first metal lines positioned above a reference plane and second metal lines positioned below the reference plane, separated by a dielectric layer. This segmentation allows independent optimization of each group and enables higher overall density by utilizing vertical space that would otherwise be wasted.
2Manufacturing precision
If vertical spacing between metal lines is increased to ensure manufacturability, then manufacturing precision is improved, but the volume occupied by metal lines and dielectric layers increases
Solution Approach 1:
Instead of increasing vertical spacing to improve manufacturability, the patent utilizes the vertical dimension to stack metal lines at different heights. By forming first metal lines above and second metal lines below a reference plane, the design achieves high precision positioning without increasing the overall vertical envelope, thus reducing substrate volume.
3Quantity of substance
If metal line pitch is reduced to increase density, then wiring density is improved, but photolithographic resolution requirements become more stringent
Solution Approach 1:
The patent resolves the photolithographic resolution constraint by moving the density improvement from the horizontal plane to the vertical dimension. Metal lines are stacked at different heights above and below a reference plane, allowing high density without reducing horizontal pitch, thereby maintaining compatibility with existing photolithographic capabilities.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration enables a significant increase in metal line density, potentially doubling the density of lines supported by a single dielectric layer, while reducing vertical separation distances and alignment constraints, enhancing manufacturing efficiency and performance.
Implementation Method 1
A dielectric layer separates a metal line of the first metal lines from an adjacent metal line of the second metal lines
Implementation Method 2
achieved through etching or plating processes with controlled thickness and spacing
Implementation Method 3
achieved through etching or plating processes with controlled thickness and spacing
Data Source
AI summary
A microelectronic interconnect element can include a plurality of first metal lines and a plurality of second metal lines interleaved with the first metal lines. Each of the first and second metal lines has a surface extending within the same reference plane. The first metal lines have surfaces above the reference plane and remote therefrom and the second metal lines have surfaces below the reference plane and remote therefrom. A dielectric layer can separate a metal line of the first metal lines from an adjacent metal line of the second metal lines.