Vertical Readout Resonator for Scalable Surface Code Qubits
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing quantum surface code architectures face challenges such as limited computation capacity, cross-talk between qubits, and electrical energy loss due to complex designs and manufacturing issues, particularly in planar and vertical approaches.
Innovation Solution
A scalable vertical quantum computing lattice surface code architecture is developed, featuring a read pad on one substrate and a readout resonator on another, with a recess for improved capacitive coupling and reduced cross-talk, using fewer and less complex components that can be easily fabricated.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If planar readout resonators are used to address qubits on the same plane, then the architecture is simple to fabricate, but the computation capacity is limited to only eight qubits and cross-talk between qubits occurs
Solution Approach 1:
The patent transitions from a planar 2D architecture to a vertical 3D architecture by stacking qubits and readout resonators on different substrate layers. This dimensional change enables scaling beyond eight qubits while maintaining fabrication simplicity through standard semiconductor processes, as the vertical stacking allows independent fabrication of each layer before assembly.
2Productivity
If vertical readout resonators are used to address qubits on different planes, then the computation capacity increases, but the capacitive coupling becomes inconsistent and manufacturing complexity increases
Solution Approach 1:
The patent divides the quantum system into separate functional layers: qubit layers and readout resonator layers on different substrates. This segmentation allows each layer to be optimized and fabricated independently using standard processes, then assembled together, reducing overall manufacturing complexity while enabling vertical scaling for higher computation capacity.
3Productivity
If more qubits are added to increase computation capacity, then the processing power increases, but cross-talk between qubits and electrical energy loss increase
Solution Approach 1:
The patent introduces intermediate coupling structures and optimized capacitive coupling mechanisms between qubits and readout resonators. These intermediary elements act as mediators that enable selective coupling to the target qubit while providing isolation from neighboring qubits, thereby reducing cross-talk and electrical energy loss even as the number of qubits scales up.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution enables the realization of a scalable architecture with an indefinite quantity of qubits for complex computations, reduced cross-talk, and minimized electrical energy loss, while simplifying the fabrication process.
Implementation Method 1
improved capacitive coupling between the read pad and the qubit
Implementation Method 2
A Josephson junction generally manifests the Josephson effect of a supercurrent, where current can flow indefinitely across a Josephson junction without an applied voltage
Implementation Method 3
reduced cross-talk between the qubit and one or more second qubits
Data Source
AI summary
Devices and methods that can facilitate vertical dispersive readout of qubits of a lattice surface code architecture are provided. According to an embodiment, a device can comprise a first substrate that can have a first side and a second side that can be opposite the first side. The first substrate can comprise a read pad that can be located on the first side and a readout resonator that can be located on the second side. The device can further comprise a second substrate that can be connected to the first substrate. The second substrate can comprise a qubit. In some embodiments, the device can further comprise a recess that can be located on the first side of the first substrate. The recess can comprise the read pad.