Vertical Synchronization Control for Low-Buffer Frame Loss

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High frame rates in electronic devices lead to a higher probability of frame loss, disrupting the continuity and smoothness of displayed images, affecting user experience.

Innovation Solution

A vertical synchronization signal-based control method adjusts the signal period of the VSYNC_APP signal to be shorter than the VSYNC_SF signal, ensuring the production rate of frame data exceeds the consumption rate, thereby reducing frame loss without increasing power consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If the frame rate of the electronic device is increased to improve display smoothness, then the display smoothness is improved, but the probability of frame loss increases

Engineering Contradiction:
Improveframe rateVSAvoidframe loss probability
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent dynamically adjusts the signal period of the first vertical synchronization signal based on the quantity of layers buffered in the first buffer queue. When the buffered layer quantity is below the threshold, the signal period is shortened to accelerate frame data production. This dynamic adjustment allows the system to adapt to varying display conditions and maintain high frame rates while preventing frame loss.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the parameter of signal period duration for the first vertical synchronization signal. By reducing the signal period from its normal duration to a shorter first duration when buffer levels are low, the system modifies the timing parameter to increase production rate and ensure sufficient frame data availability for display.

Inventive Principle:
Principle #35Parameter changes

2Productivity

If the signal period of the first vertical synchronization signal is shortened to increase production rate, then the production rate of frame data is improved, but the complexity of signal control increases

Engineering Contradiction:
Improveproduction rate of frame dataVSAvoidsignal control complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent implements a feedback mechanism where the system monitors the quantity of layers buffered in the first buffer queue and uses this information to control the signal period of the first vertical synchronization signal. When the buffered quantity falls below the threshold, the signal period is automatically shortened. This feedback loop simplifies control by using automatic adjustment based on real-time buffer status.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The system performs preliminary action by proactively shortening the signal period when the buffer quantity approaches the threshold level, before frame loss occurs. This preventive measure ensures that frame data is produced at an accelerated rate in advance, maintaining smooth display without requiring complex real-time intervention during critical moments.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS12361914B2Vertical synchronization signal-based control method and electronic device
Publication Date: 2025.07.15 HUAWEI TECH CO LTD
  • US12361914B2 patent drawing
  • US12361914B2 patent drawing
  • US12361914B2 patent drawing

AI summary

A vertical synchronization signal-based control method. The method includes the electronic device draws a first layer of a first application in response to a first vertical synchronization signal, and buffers the first layer to a first buffer queue. The electronic device performs, in response to a second vertical synchronization signal, layer composition on the layer buffered in the first buffer queue, to obtain an image frame. The electronic device adjusts a signal period of the first vertical synchronization signal to first duration if a quantity of layers buffered in the first buffer queue is less than a first preset threshold, where the first duration is less than a signal period of the second vertical synchronization signal.