Vertically Aligned Inductors for Near Field Communication

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional inductors used in Near Field Communication (NFC) and other applications in integrated circuits suffer from reduced coupling efficiency and large area requirements, which can be costly and inefficient, especially when used for high-bandwidth applications in 3D ICs.

Innovation Solution

The implementation of vertically-aligned inductors, which are positioned perpendicularly to the substrate plane, allowing for reduced area usage and increased magnetic coupling strength by positioning inductors closer together, enabling improved edge-to-edge coupling efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of manufacture

If conventional horizontal inductors are used for NFC applications, then the inductors can be easily manufactured using standard planar processes, but they occupy large area on the substrate and suffer from reduced coupling efficiency

Engineering Contradiction:
Improveease of manufactureVSAvoidarea
Core Design Contradiction:
Ease of manufactureVSArea of stationary object

Solution Approach 1:

The patent transitions from conventional planar (2D) inductor layouts to three-dimensional (3D) vertically-aligned inductor structures. The inductors are positioned at different vertical levels (e.g., different metal layers) and oriented perpendicular to the substrate, enabling spatial optimization that reduces footprint area while maintaining manufacturing compatibility through standard multi-layer PCB or semiconductor fabrication processes

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Ease of manufacture

If conventional horizontal inductors are used for NFC applications, then the inductors can be manufactured using standard processes, but they exhibit reduced coupling efficiency between transmitting and receiving inductors

Engineering Contradiction:
Improveease of manufactureVSAvoidcoupling efficiency
Core Design Contradiction:
Ease of manufactureVSReliability

Solution Approach 1:

The patent employs vertically-aligned inductor configurations where transmitting and receiving inductors are positioned at different vertical levels (e.g., different metal layers) and oriented perpendicular to the substrate. This 3D arrangement creates more favorable magnetic flux coupling paths compared to planar configurations, thereby improving coupling efficiency while remaining compatible with standard multi-layer fabrication processes

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The patent optimizes the local spatial arrangement of inductors by positioning them in close vertical proximity at specific locations on the substrate. The vertically-aligned configuration allows for localized enhancement of magnetic coupling strength between transmitting and receiving inductors, creating optimal coupling zones without requiring global redesign of the entire circuit layout

Inventive Principle:
Principle #3Local quality

3Area of stationary object

If inductor distance is increased to accommodate layout constraints, then more space is available for other components, but the magnetic coupling strength decreases

Engineering Contradiction:
ImproveareaVSAvoidcoupling strength
Core Design Contradiction:
Area of stationary objectVSReliability

Solution Approach 1:

The patent resolves the distance-coupling tradeoff by transitioning to vertical stacking of inductors across different metal layers. This 3D configuration allows inductors to be positioned closer together in the vertical dimension while maintaining adequate horizontal spacing for other components, thereby preserving strong magnetic coupling without compromising layout flexibility

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The patent implements a nested arrangement where inductors are positioned in close vertical proximity, with one inductor effectively 'nested' within the magnetic field region of another. This vertical nesting creates efficient magnetic coupling paths while minimizing the horizontal footprint, allowing other components to be placed in the freed-up planar space

Inventive Principle:
Principle #7Nested doll (Nesting)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration enhances coupling strength and efficiency between transmitting and receiving inductors, allowing for improved performance and reduced area consumption on the chip, making it suitable for high-bandwidth applications in NFC and peaking inductors.

Implementation Method 1

Magnetic flux is generated by a transmitting inductor. A receiving inductor on another chip converts the magnetic flux to electrical current.

Methodology Applied
Scientific EffectElectromagnetic induction: Electromagnetic Induction

Implementation Method 2

the at least one inductor is positioned for near field coupling with another inductor

Methodology Applied
Scientific EffectMagnetic coupling: Magnetic Field

Data Source

PatentUS10483343B2Inductors for chip to chip near field communication
Publication Date: 2019.11.19 HUAWEI TECH CO LTD
  • US10483343B2 patent drawing
  • US10483343B2 patent drawing
  • US10483343B2 patent drawing

AI summary

A device includes a first inductor positioned on a first substrate. The first inductor has at least one turn in a plane that is perpendicular to a plane of the first substrate. The first inductor is positioned for near field coupling with a second inductor. The second inductor is positioned on a second substrate, with at least one turn that is in a plane perpendicular to a plane of the second substrate. The second inductor is substantially parallel to the first inductor. Such an arrangement may be used for near field coupling, including edge-to-edge coupling, between two integrated circuits.