Via Capacitor Layout Between Power Layers for Compact IC Decoupling

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Integrated circuit devices face challenges in arranging capacitors in a smaller area due to increasing integration, requiring innovative solutions for noise filtering and signal delay mechanisms.

Innovation Solution

The integration of via capacitors between power delivery network layers in a vertical direction, with strategically placed via electrode structures and insulating layers, allows for compact arrangement and adjustable capacitance by varying electrode lengths and gap distances.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of stationary object

If capacitors are arranged in a smaller area to meet high integration requirements, then the area occupied by capacitors is reduced, but the manufacturing precision and electrode spacing control become more difficult

Engineering Contradiction:
Improvearea occupied by capacitorsVSAvoidelectrode spacing control
Core Design Contradiction:
Area of stationary objectVSManufacturing precision

Solution Approach 1:

The patent transitions from planar capacitor arrangement to vertical stacking configuration, where capacitor electrodes are arranged in different vertical layers separated by dielectric layers. This dimensional change allows capacitors to be stacked above each other rather than placed side-by-side, dramatically reducing the horizontal area occupied by capacitors while maintaining manufacturable electrode spacing through vertical process control

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The patent implements nested capacitor structures where capacitor electrodes are embedded within multiple dielectric layers in a stacked configuration. Each capacitor element is nested within the vertical structure, with electrodes and dielectric layers integrated into the existing power delivery network layers, allowing compact area utilization while maintaining precise electrode spacing through layered fabrication

Inventive Principle:
Principle #7Nested doll (Nesting)

2Adaptability or versatility

If via capacitors are integrated between power delivery network layers, then the design flexibility and performance are enhanced, but the device complexity increases

Engineering Contradiction:
Improvedesign flexibilityVSAvoidstructure complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent makes the power delivery network layers serve dual functions: their primary function of power distribution and a secondary function as capacitor electrodes. By utilizing the existing power delivery network layers as capacitor plates, the patent eliminates the need for separate dedicated capacitor electrode layers, thereby enhancing design flexibility without proportionally increasing device complexity

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent merges the capacitor structure with the power delivery network by integrating capacitor electrodes directly into the existing power delivery layers. This consolidation combines power distribution and energy storage functions into a unified structure, reducing the number of discrete components and simplifying the overall device architecture while maintaining design flexibility

Inventive Principle:
Principle #5Merging (Combining)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration enables efficient noise filtering and signal delay while reducing the area occupied by capacitors, enhancing the design flexibility and performance of integrated circuit devices.

Implementation Method 1

a via capacitor between the first surface and the second surface of the dielectric layer, wherein the via capacitor includes a first via electrode structure and a second via electrode structure

Methodology Applied
Scientific EffectCapacitance: Capacitance

Implementation Method 2

a dielectric layer; a first power delivery network layer on a first surface of the dielectric layer; a second power delivery network layer on a second surface of the dielectric layer

Methodology Applied
Scientific EffectDielectric: Dielectric

Data Source

PatentEP4336553A1Integrated circuit devices including via capacitors
Publication Date: 2024.03.13 SAMSUNG ELECTRONICS CO LTD
  • EP4336553A1 patent drawingFigure 1A
  • EP4336553A1 patent drawingFigure 1B
  • EP4336553A1 patent drawingFigure 2A

AI summary

An integrated circuit device comprising: a dielectric layer; a first power delivery network layer on a first surface of the dielectric layer; a second power delivery network layer on a second surface of the dielectric layer, wherein the second surface is opposite to the first surface in a vertical direction; and a via capacitor between the first surface and the second surface of the dielectric layer, wherein the via capacitor includes a first via electrode structure and a second via electrode structure that are spaced apart from each other in one of a first horizontal direction and a second horizontal direction that intersects with the first horizontal direction, and a first end portion and a second end portion that is opposite to the first end portion of the via capacitor are electrically connected to the first power delivery network layer and the second power delivery network layer, respectively.