Via Cut Density in IC Interconnects
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing IC design methods fail to effectively minimize via failures, as not all single-cut via locations can be replaced with multi-cut vias due to spacing constraints, leading to increased risk of defects.
Innovation Solution
Inserting additional vias in strategic locations away from original vias to achieve a minimum or preferred cut density, using both single-cut and multi-cut vias, while ensuring compliance with design rules and avoiding interference with existing geometries.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If additional vias are inserted near original vias to increase cut density, then via failure risk is reduced, but spacing rules are violated causing manufacturing defects
Solution Approach 1:
The patent applies dimensionality change by moving via insertions from the horizontal plane (near existing vias) to the vertical plane (above/below existing vias). This allows increasing cut density in the vertical dimension while maintaining horizontal spacing compliance, thus resolving the contradiction between reliability improvement and manufacturing feasibility.
Solution Approach 2:
The patent implements nesting by placing additional vias above or below existing vias in the vertical stacking sequence. This nested arrangement increases the total number of cuts (improving reliability) while keeping the horizontal footprint and spacing between adjacent via locations unchanged (maintaining manufacturability).
2Reliability
If multi-cut vias are used to replace single-cut vias, then redundancy is improved, but design rule compliance is worsened at locations near other objects
Solution Approach 1:
The patent resolves this contradiction by transitioning from horizontal replacement (multi-cut vias side-by-side) to vertical stacking (additional vias above/below). This dimensional shift enables redundancy improvement without the spacing violations that occur when multiple vias are placed horizontally near other layout objects.
Solution Approach 2:
The patent applies segmentation by separating the redundancy function from the spacing constraint. Instead of trying to fit multiple vias in the same horizontal location (which violates spacing rules), the patent segments the via structure vertically, allowing redundancy to be achieved in a different spatial dimension that is not constrained by horizontal spacing rules.
Data Source
AI summary
An improved method, system, and article of manufacture for reducing via failures is described. In one approach, additional vias or via cuts are inserted into an IC device to increase the number of cuts in a given area. The additional vias or via cuts are inserted until a sufficient via density level has been reached.