Video Memory Storage for 8-bit and 10-bit Data

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current memory storage systems face inefficiencies in handling both 8-bit and 10-bit video data representations, particularly in video decoders, which can require significant memory resources and complicate the integration of new standards, such as HEVC, that demand 10-bit reference frames.

Innovation Solution

The system efficiently stores and processes both 8-bit and 10-bit video data representations by using a compact storage format that allows dual representation without full duplicates, utilizing a single memory structure where 8-bit data is stored in one plane and extra bits for 10-bit data are stored adjacent to chrominance components, maintaining efficient memory access and reducing memory requirements.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If full duplicate memory storage is used for both 8-bit and 10-bit video data representations, then both representations can be accessed efficiently, but memory usage and system costs increase significantly

Engineering Contradiction:
Improvememory access efficiencyVSAvoidmemory usage
Core Design Contradiction:
SpeedVSQuantity of substance

Solution Approach 1:

The patent merges 8-bit and 10-bit video data storage by storing the common 8-bit luminance (Y) and chrominance (U, V) components in shared memory planes, while storing only the additional 2-bit difference data separately. This combining approach allows both 8-bit and 10-bit representations to be reconstructed from the same base data plus the extra bits, eliminating the need for full duplicate storage while maintaining efficient access to both formats.

Inventive Principle:
Principle #5Merging (Combining)

2Adaptability or versatility

If 10-bit reference frame storage is implemented in existing 8-bit video decoder systems, then HEVC and other advanced standards can be supported, but device complexity and integration difficulty increase

Engineering Contradiction:
Improvesupport for advanced video standardsVSAvoidintegration complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent implements a dynamic storage architecture where the same base memory structures (Y plane, UV plane) serve dual purposes for both 8-bit and 10-bit operations. The system dynamically reconstructs the required bit depth by combining the stored 8-bit data with the additional 2-bit difference data only when 10-bit processing is needed. This dynamic approach allows existing 8-bit decoder hardware to support 10-bit standards without requiring complete architectural redesign or additional dedicated 10-bit storage paths.

Inventive Principle:
Principle #15Dynamics

3Reliability

If separate memory structures are used for 8-bit and 10-bit video data, then data integrity is maintained, but memory bandwidth and processing efficiency decrease

Engineering Contradiction:
Improvedata integrityVSAvoidprocessing efficiency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent segments the 10-bit video data into two distinct components: the common 8-bit base data (luminance Y and chrominance U, V) and the additional 2-bit difference data. By segmenting the storage this way, the system maintains data integrity through separate storage of each component while enabling efficient processing by allowing the common 8-bit portions to be shared and accessed once for both 8-bit and 10-bit operations, rather than requiring separate complete copies of the entire video data.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS8805170B2System and method for memory storage of video data
Publication Date: 2014.08.12 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LTD
  • US8805170B2 patent drawing
  • US8805170B2 patent drawing
  • US8805170B2 patent drawing

AI summary

A video processing system includes a memory to store video data and a decoder to fetch the video data for processing. The decoder can be configured to perform a first fetch to obtain a luminance data and to perform a second fetch to obtain both a chrominance data and an additional portion of the luminance data.