Video Processing Apparatus Buffer Size Reduction via Transient Data Segmentation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing video decoding technologies face challenges in efficiently decoupling the parsing and pipe stages, leading to increased complexity and cost due to varying parsing operation complexity and large buffer sizes required to store intermediate data.

Innovation Solution

A video processing apparatus separates the intermediate representation into transient and long-term data portions, with transient data being compressed before storage and decompressed as needed, allowing for reduced buffer size and bandwidth requirements while enabling parallel processing of non-sequential macroblocks.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If a buffer is provided to decouple the parser circuitry and pipe circuitry, then the parser circuitry complexity is reduced, but the buffer size and bandwidth requirements increase significantly

Engineering Contradiction:
Improveparser circuitry complexityVSAvoidbuffer size
Core Design Contradiction:
Device complexityVSQuantity of substance

Solution Approach 1:

The patent segments the intermediate data into two distinct portions: transient data (first data portion) that is only required for processing the current video frame, and long-term data (second data portion) that is required for processing multiple video frames. This segmentation allows the transient data to be stored in a smaller buffer and discarded after use, while only the essential long-term data is retained, thereby reducing the overall buffer size while maintaining the decoupling benefit

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements a mechanism where transient data is discarded from the buffer after being processed by the pipe circuitry, while long-term data is retained and recovered for use in subsequent frame processing. This selective discarding and recovery approach ensures that the buffer does not need to store all intermediate data indefinitely, significantly reducing the buffer size requirement while maintaining processing continuity

Inventive Principle:
Principle #34Discarding and recovering

2Reliability

If the parser circuitry processes macroblocks with varying complexity in real-time, then synchronization with the pipe stage is maintained, but the parser circuitry cost and complexity increase significantly

Engineering Contradiction:
ImprovesynchronizationVSAvoidparser circuitry complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent introduces a buffer as an intermediary component between the parser circuitry and pipe circuitry. This buffer acts as a mediator that absorbs the variability in parsing complexity, allowing the parser to process macroblocks at its own pace without being constrained by real-time synchronization requirements. The buffer stores intermediate data temporarily, enabling the pipe circuitry to retrieve data when ready, thus maintaining synchronization without increasing parser complexity

Inventive Principle:
Principle #24Intermediary (Mediator)

3Productivity

If all intermediate data is stored in the buffer for parallel processing, then processing flexibility is improved, but the buffer bandwidth requirements increase

Engineering Contradiction:
Improveparallel processing capabilityVSAvoidbuffer bandwidth
Core Design Contradiction:
ProductivityVSQuantity of substance

Solution Approach 1:

By segmenting intermediate data into transient and long-term portions, the patent enables selective buffering where only long-term data with future processing needs is stored in the buffer at high bandwidth. Transient data is processed immediately with minimal buffering, reducing the overall buffer bandwidth requirement while still allowing parallel processing of multiple macroblocks that require long-term data

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS8532192B2Video processing apparatus and a method of processing video data
Publication Date: 2013.09.10 ARM LTD
  • US8532192B2 patent drawing
  • US8532192B2 patent drawing
  • US8532192B2 patent drawing

AI summary

A video processing apparatus and method are provided, the video processing apparatus comprising first stage video processing circuitry and second stage video processing circuitry. The first stage video processing circuitry receives input video data and performs one or more processing operations on the input video data to generate an intermediate representation of the input video data. The intermediate representation comprises first and second separate data portions, with the first data portion containing transient data derived from the input video data and the second data portion containing long term data derived from the input video data. Transient data is only required for processing of a single video frame, while the long term data is required for processing of at least two video frames. The first stage video processing circuitry is arranged to output the first and second separate data portions for storing in a buffer, and the second stage video processing circuitry then retrieves the first and second data portions from the buffer and performs one or more further processing operations on those data portions in order to generate output video data. The transient data is compressed prior to being stored in the buffer, and then decompressed when retrieved from the buffer by the second stage video processing circuitry. Such an approach enables the operations of the second stage video processing circuitry to be decoupled from the operations of the first stage video processing circuitry, while reducing the storage capacity requirements of the buffer.