Video Processing Device Register Adjustment for Encoding Efficiency

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional video processing devices face challenges in efficiently encoding and decoding high-resolution video signals with high motion and scene complexity, leading to increased computational burden and bandwidth requirements.

Innovation Solution

A video processing device with a control circuit and ring oscillators that adjust power supply voltages and clock frequencies to optimize the operation of video encoder/decoder modules, utilizing modules such as motion search, intra-prediction, and deblocking filters to enhance encoding and decoding efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If conventional video encoding algorithms are used for high-resolution video signals with high motion and scene complexity, then video compression is achieved, but computational burden increases significantly

Engineering Contradiction:
ImprovebandwidthVSAvoidcomputational burden
Core Design Contradiction:
Quantity of substanceVSDevice complexity

Solution Approach 1:

The patent implements dynamic voltage and frequency adjustment of ring oscillators based on operational mode (encoding/decoding) and activity level. The control circuit monitors operation type and dynamically modifies power supply voltage and clock frequency to match actual processing demands, reducing unnecessary computational overhead while maintaining compression performance

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes physical parameters (voltage and frequency) of the ring oscillators to optimize performance. By adjusting voltage to match operational mode (encoding vs. decoding) and activity level, the system achieves efficient video compression with reduced computational burden compared to fixed-parameter designs

Inventive Principle:
Principle #35Parameter changes

2Productivity

If power supply voltage and clock frequency are increased to improve video processing performance, then encoding and decoding efficiency improves, but power consumption increases

Engineering Contradiction:
Improvevideo processing efficiencyVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The control circuit dynamically adjusts voltage and frequency based on real-time operational conditions. During encoding operations or high-activity periods, higher power settings are applied to maximize processing efficiency. During decoding or low-activity periods, power is reduced, optimizing the balance between productivity and energy consumption

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system uses feedback from the control circuit that monitors operation type (encoding/decoding) and activity level to continuously adjust power supply voltage and clock frequency. This closed-loop control ensures video processing efficiency is maintained while minimizing power consumption by avoiding unnecessary high-power operation

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS9310873B2Video processing device with register adjustment generator and methods for use therewith
Publication Date: 2016.04.12 VIXS SYSTEMS INC
  • US9310873B2 patent drawing
  • US9310873B2 patent drawing
  • US9310873B2 patent drawing

AI summary

A video processing device includes a plurality of circuit modules that cooperate to process an input video signal into a processed video signal. A control circuit generates a plurality of adjustment parameters in response to a calibration of the plurality of circuit modules and that includes a register adjustment generator that generates a register file modification based on the plurality of adjustment parameters.