Video Test System Detecting Macro-Blocking via Sync Signals
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing methods for testing video-output devices are complex and costly, failing to efficiently detect issues like macro-blocking and frame skip during the design phase without manual intervention.
Innovation Solution
A simplified test system using a micro-controller with a minimal number of signal processing circuits, employing a test signal of vertical successive black and white lines to detect synchronization signals and identify image flaws, such as macro-blocking and frame skip, without requiring analog-to-digital conversion.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If complex commercial applications with multiple signal processing circuits are used, then detection capability is improved, but device complexity and cost increase
Solution Approach 1:
The patent extracts only the essential detection functions needed for macro-blocking and frame skip detection, removing unnecessary complex signal processing circuits. The solution uses a minimal set of circuits that directly capture and analyze synchronization signals without requiring full commercial test system complexity.
Solution Approach 2:
The patent employs inexpensive micro-controller and basic signal processing circuits instead of expensive commercial test equipment. The system uses affordable components like simple counters, comparators, and micro-controllers that can reliably detect image data problems without requiring high-end expensive equipment.
2Ease of operation
If manual intervention is used in testing, then flexibility is maintained, but productivity and time efficiency decrease
Solution Approach 1:
The patent implements an automated testing system where the micro-controller autonomously captures synchronization signals, performs analysis, detects macro-blocking and frame skip conditions, and generates test results without manual intervention. The system self-manages the entire testing process including signal capture, analysis, and reporting.
Solution Approach 2:
The system continuously monitors synchronization signals and provides immediate feedback when image data problems are detected. The automated feedback mechanism allows the system to identify and report macro-blocking and frame skip issues in real-time during the design verification stage.
3Measurement precision
If analog-to-digital conversion circuits are included, then signal processing capability is improved, but device complexity and cost increase
Solution Approach 1:
The patent removes the analog-to-digital conversion stage from the test system, directly capturing digital synchronization signals from the video output device. By extracting only the essential digital signal capture and analysis functions, the system avoids the complexity and cost of ADC circuits while maintaining detection capability.
4Reliability
If comprehensive test coverage is achieved, then reliability of detection is improved, but testing time and complexity increase
Solution Approach 1:
The patent segments the testing process into focused detection of specific image data problems (macro-blocking and frame skip) rather than attempting comprehensive testing of all video parameters. This segmentation allows reliable detection of critical issues while minimizing testing time by concentrating on essential defects.
Data Source
Figure 1
Figure 2a~2c
Figure 3
AI summary
The system and method developed with this invention is related to the detection of certain problems such as macro-blocking, frame skip and image data loss that may occur during the design stage of video output devices such as television, DVD, DVB devices and the devices such as tuner enhancement cards which have not been turned into a device yet, by capturing and informing them during the verification, or with the detection of their performances under different conditions without requiring human intervention, and includes a test system which contains a micro-controller (1), a synchronization splitter circuit (2), a signal regulator circuit (3), a computer interface circuit (4), a user interface circuit (5), a power supply unit (6), a video input (7) and the method used with the mentioned system.