Hybrid Time Interleaving with Virtual Cells for Lower Decoding Complexity

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The existing broadcast signal transmission/reception systems face increased decoding complexity during inter-subframe interleaving, which necessitates a reduction in complexity and efficient operation without increasing decoding complexity, particularly in hybrid-time interleaving using convolutional delay lines.

Innovation Solution

The system employs a twisted block interleaver for intra-subframe interleaving and a convolutional delay line for inter-subframe interleaving, generating new virtual cells and utilizing FIFO registers to manage initial values, thereby optimizing the broadcasting system's efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If inter-subframe interleaving is performed using conventional methods, then time interleaving is achieved, but decoding complexity increases greatly

Engineering Contradiction:
Improvetime interleaving performanceVSAvoiddecoding complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent divides the time interleaving process into two independent segments: intra-subframe interleaving handled by a twisted block interleaver and inter-subframe interleaving handled by a convolutional delay line. This segmentation allows each component to operate independently with optimized complexity, avoiding the exponential complexity increase of conventional unified approaches while maintaining the reliability benefits of time interleaving across subframe boundaries.

Inventive Principle:
Principle #1Segmentation

2Productivity

If new virtual cells are generated in the convolutional delay line, then inter-subframe interleaving efficiency is improved, but system complexity increases

Engineering Contradiction:
Improveinter-subframe interleaving efficiencyVSAvoidsystem complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent performs preliminary actions by pre-generating and storing virtual cells in the convolutional delay line before actual inter-subframe interleaving operations. The virtual cells are prepared in advance with proper initialization values, allowing the system to efficiently handle variable data lengths without real-time computation overhead. This preliminary preparation improves productivity while keeping the added complexity manageable through reuse of pre-computed values.

Inventive Principle:
Principle #10Preliminary action

3Productivity

If FIFO registers are used to manage initial values, then operation efficiency is enhanced, but device complexity increases

Engineering Contradiction:
Improveoperation efficiencyVSAvoiddevice complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent implements a self-service mechanism where the FIFO registers automatically manage their own initial values through a shift operation. When new virtual cells are generated, the FIFO register performs a shift operation to update its initial values without requiring external intervention or complex control logic. This self-managing approach enhances operation efficiency while minimizing the increase in device complexity by eliminating the need for additional control circuits.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS10833708B2Apparatus for time interleaving and method using the same
Publication Date: 2020.11.10 ELECTRONICS & TELECOMM RES INST
  • US10833708B2 patent drawing
  • US10833708B2 patent drawing
  • US10833708B2 patent drawing

AI summary

An apparatus and method for time interleaving corresponding to hybrid time interleaving mode are disclosed. An apparatus for time interleaving according to an embodiment of the present invention includes a twisted block interleaver configured to perform intra-subframe interleaving corresponding to time interleaving blocks; and a convolutional delay line configured to perform inter-subframe interleaving using an output of the twisted block interleaver.