Virtual DAC Simulation for Jitter and Quantization Correction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High-speed optical networks face performance limitations due to impairments such as quantization, timing jitter, and bandwidth limitations, necessitating improved methods for simulating digital-to-analog and analog-to-digital converters to accurately represent signals.

Innovation Solution

The technology involves simulating and optimizing digital-to-analog and analog-to-digital converters using virtual converters that determine effective number of bits and amplitude corrections based on noise and timing uncertainty, applying filters to generate accurate representations of analog and digital signals.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If bandwidth is increased to meet growing traffic requirements, then data rate capability is improved, but new impairments such as quantization, timing jitter, and noise arise that limit system performance

Engineering Contradiction:
Improvedata rateVSAvoidsignal quality
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The patent applies preliminary action by pre-calculating and storing amplitude correction values in lookup tables before signal conversion. The effective number of bits (ENoB) is determined in advance, and correction factors for quantization and timing jitter are pre-computed and stored, allowing rapid compensation during high-speed operation without real-time complex calculations

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent changes parameters by dynamically adjusting the effective number of bits (ENoB) based on the actual noise characteristics and bandwidth of the converter. Instead of using fixed precision, the system adapts the number of significant bits according to the signal-to-noise ratio, thereby optimizing the balance between data rate and signal quality under different operating conditions

Inventive Principle:
Principle #35Parameter changes

2Manufacturing precision

If quantization precision is increased to reduce quantization error, then manufacturing precision is improved, but device complexity and computational burden increase

Engineering Contradiction:
Improvequantization precisionVSAvoidconverter complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The patent dynamically changes the effective number of bits parameter based on the actual signal-to-noise ratio and bandwidth conditions. Instead of using fixed high precision throughout, the system adjusts the number of significant bits according to the noise floor, achieving adequate precision with fewer bits when possible, thereby reducing the complexity of the converter hardware and associated processing

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent uses lookup tables that store pre-computed amplitude correction values as copies of ideal conversion data. These tables contain pre-calculated correction factors for quantization and timing jitter effects, allowing the system to apply corrections by simple table lookup and interpolation rather than performing complex real-time calculations, thus reducing computational burden while maintaining precision

Inventive Principle:
Principle #26Copying

3Measurement precision

If sampling rate is increased to reduce timing jitter effects, then measurement precision is improved, but use of energy and device complexity increase

Engineering Contradiction:
Improvetiming precisionVSAvoidpower consumption
Core Design Contradiction:
Measurement precisionVSUse of energy by moving object

Solution Approach 1:

The patent changes the effective sampling parameters by using interpolation techniques that estimate signal values between actual sampling points. Instead of requiring extremely high physical sampling rates to achieve fine timing precision, the system uses mathematical interpolation based on lower-rate samples, thereby achieving equivalent timing precision with reduced energy consumption and relaxed hardware requirements

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS10666277B2Methods and devices for input signal conversion simulation
Publication Date: 2020.05.26 GEORGIA TECH RES CORP
  • US10666277B2 patent drawing
  • US10666277B2 patent drawing
  • US10666277B2 patent drawing

AI summary

A method for simulating and optimizing a digital to analog converter is disclosed. The method may include receiving a plurality of digital words. The method may also include determining an effective number of bits, a respective amplitude and a first amplitude correction amount for each digital word. Further, the first amplitude correction amount may be applied to each respective amplitude to generate respective first corrected amplitudes. A timing uncertainty may be determined which may be used to determine a second amplitude correction for each digital word. The second amplitude correction may be applied to each of the respective first corrected amplitudes to generate respective second corrected amplitudes. Next, a representation of an analog signal may be generated based in part on the second corrected amplitudes. Finally, a filter may be applied to the representation of the analog signal and then the representation of the analog signal is outputted.