Virtual Edge Switches for Scalable MAC Address Management
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing network switching systems face scalability issues when coupling a large number of end devices to fabric switches, leading to MAC address explosions and inefficiencies in managing network traffic, particularly in virtualized environments where server virtualization increases the complexity of MAC address learning.
Innovation Solution
The implementation of virtual edge switches running on host machines, which operate as member switches within the network, encapsulating packets and forwarding them through inter-switch links, thereby extending the network edge and reducing the need for intermediate switches to learn MAC addresses, allowing for scalable and efficient packet forwarding.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If fabric switches are used to improve network scalability, then the network can support more end devices, but MAC address learning overhead increases significantly
Solution Approach 1:
The patent introduces virtual edge switches as intermediary devices between end devices and fabric switches. These virtual edge switches perform MAC address learning locally, preventing MAC address explosions in the core fabric switches. The virtual edge switches act as mediators that handle MAC address management, allowing fabric switches to focus on high-speed packet forwarding without being burdened by MAC address learning overhead.
Solution Approach 2:
The patent segments the switching function into multiple components: virtual edge switches handle MAC address learning and local packet forwarding, while fabric switches handle high-speed packet switching. This segmentation distributes the MAC address learning overhead to edge devices rather than concentrating it in core fabric switches, enabling scalable network growth.
2Quantity of substance
If switch size is increased to support more ports, then network capacity improves, but per-port cost increases due to loss of economy of scale
Solution Approach 1:
The patent merges multiple fabric switches into a single logical fabric switch system. By combining the capabilities of multiple individual switches into a unified fabric architecture, the system achieves economies of scale that reduce per-port costs. The fabric switches work together as a coordinated system, sharing control and forwarding functions, which lowers the overall cost per port compared to using a single large switch.
3Productivity
If virtualization is implemented to improve resource utilization, then network efficiency improves, but network topology complexity increases
Solution Approach 1:
The patent implements virtual edge switches that can operate in multiple modes and support various virtualization scenarios. These virtual switches provide universal functionality for handling both physical and virtual end devices, simplifying network management despite the complexity of virtualized environments. The virtual edge switches present a unified interface for MAC address learning regardless of whether the connected devices are physical or virtual.
Data Source
Figure 1A
Figure 1B
Figure 2A~2B
AI summary
One embodiment of the present invention provides a computing system. The computing system includes a processor and a memory storing instructions that are executed by the processor. The computing system stores in a first table a first mapping between a first switch identifier and a next-hop switch identifier for the first switch identifier, and stores in a second table a second mapping between the first switch identifier and a first media access control (MAC) address of a remote device. The computing system encapsulates a first packet, which has first MAC address as a destination address, in a first encapsulation header with the first switch identifier as an egress switch identifier of the first encapsulation header. This encapsulated packet is forwarded in a network of interconnected switches based on the first encapsulation header.