Virtual Switch Upstream Port Duplication for Bandwidth Scaling

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing virtual switches are limited by a single upstream port, which restricts the total bandwidth available to host devices, even though multiple downstream ports provide higher bandwidth capabilities.

Innovation Solution

The implementation of upstream port duplication, where a single upstream port is connected to multiple duplicated ports, allowing multiple host devices to access the increased bandwidth, thereby enhancing the overall transfer speed between host devices and memory devices.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Power

If a single upstream port is used in a virtual switch, then the device complexity is reduced, but the total upstream transfer bandwidth is limited

Engineering Contradiction:
Improveupstream transfer bandwidthVSAvoidport configuration complexity
Core Design Contradiction:
PowerVSDevice complexity

Solution Approach 1:

The virtual switch divides the single upstream port into multiple virtual upstream ports, each capable of independently connecting to different host devices. This segmentation allows the bandwidth capacity to be divided and distributed across multiple connections without requiring a single complex physical port infrastructure.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent transitions from a single physical upstream port to multiple virtual upstream ports by adding a virtualization dimension. The virtual switch creates a layered architecture where physical ports are mapped to multiple virtual ports, enabling multi-host connectivity without proportionally increasing physical hardware complexity.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Power

If multiple downstream ports are added to increase bandwidth, then the total downstream transfer capability improves, but the upstream port remains a bottleneck

Engineering Contradiction:
Improvedownstream transfer bandwidthVSAvoidoverall data transfer efficiency
Core Design Contradiction:
PowerVSProductivity

Solution Approach 1:

The virtual upstream ports are designed to be universally mappable to different host devices, allowing any virtual upstream port to connect to any host device based on dynamic configuration. This multi-functionality enables the system to fully utilize downstream bandwidth capacity by removing the upstream bottleneck through flexible virtual port assignment.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Adaptability or versatility

If a single upstream port connects to one host device, then the connection is simple, but multiple host devices cannot access the memory devices simultaneously

Engineering Contradiction:
Improvemulti-host connectivityVSAvoidport mapping configuration
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent creates virtual copies of the upstream port interface, generating multiple virtual upstream ports that are functionally identical to the original physical upstream port. Each virtual port can be independently configured to connect to different host devices, enabling multi-host access while maintaining the simplicity of individual port connections.

Inventive Principle:
Principle #26Copying

Data Source

PatentUS20250123983A1Systems, methods, and apparatus for upstream port duplication on virtual switches
Publication Date: 2025.04.17 SAMSUNG ELECTRONICS CO LTD
  • US20250123983A1 patent drawing
  • US20250123983A1 patent drawing
  • US20250123983A1 patent drawing

AI summary

An apparatus including a switch may include a first interface configured to communicate with at least one memory device, and a second interface configured to communicate with a first physical connector and a second physical connector, where the switch is configured to communicate with a device using the first physical connector using a memory access protocol. The second interface may be configured to communicate with a second device using the second physical connector using the memory access protocol. The apparatus may further include a second switch including a third interface configured to communicate with the at least one memory device, and a fourth interface configured to communicate with a third physical connector and a fourth physical connector, where the second switch may be configured to communicate with the device using the third physical connector using the memory access protocol.