VLSI Buffer Optimization Using Total Negative Slack
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In integrated circuit design, buffering solutions often cause signal delays, leading to suboptimal timing performance due to focusing solely on the most critical delay without considering total negative slacks, resulting in disproportionate improvements and potential performance degradation.
Innovation Solution
A method for optimizing timing in VLSI circuits by generating buffer solutions, identifying the most critical delay, and quantifying the relationship between this delay and the sum of critical delays, allowing for the pruning of suboptimal solutions based on their impact on total negative slack, thereby improving overall circuit performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If buffer placement is optimized based solely on the most critical delay, then the most critical path timing is improved, but the total negative slack increases leading to suboptimal overall timing performance
Solution Approach 1:
The patent segments the timing optimization problem into multiple components: identifying the most critical delay separately from other delays, then evaluating buffer solutions based on both the most critical delay and the sum of critical delays. This segmentation allows the method to address the most urgent timing issue while also considering the cumulative impact on overall circuit timing performance.
Solution Approach 2:
The patent changes the evaluation parameters from considering only the most critical delay to considering both the most critical delay and the sum of critical delays. By quantifying the relationship between these two parameters and comparing ratios across different buffer solutions, the method selects solutions that optimize overall timing performance rather than just the single most critical path.
2Speed
If buffers are added to reduce the most critical delay, then signal transmission speed on critical paths is improved, but signal delay increases on other paths leading to disproportionate improvements
Solution Approach 1:
The patent creates a comprehensive evaluation model that copies and evaluates multiple delay scenarios simultaneously. Instead of optimizing for a single critical path, the method evaluates buffer solutions based on their impact on the most critical delay while also considering the sum of all critical delays, thereby capturing the cumulative time loss across multiple paths.
Solution Approach 2:
The patent goes beyond optimizing only the most critical path by incorporating the sum of critical delays into the evaluation. This excessive action ensures that buffer solutions do not provide disproportionate improvements that fix one critical path while creating or exacerbating delays on other paths.
3Ease of manufacture
If buffer solutions are selected without considering total negative slack, then implementation complexity is reduced, but timing optimization effectiveness decreases
Solution Approach 1:
The patent performs preliminary evaluation of buffer solutions by quantifying the relationship between the most critical delay and the sum of critical delays before final selection. By pre-calculating and comparing the ratio of these two parameters across all candidate solutions, the method identifies superior solutions in advance, making the selection process more effective without significantly increasing implementation complexity.
Data Source
AI summary
Optimizing timing in a VLSI circuit by generating a set of buffer solutions and determining a most critical delay and a sum of critical delays for each solution in the set of solutions. Quantifying a relationship between the most critical delay and the sum of critical delays for each solution. Comparing each solution's quantified relationship to the quantified relationship of each other solution in the set of solutions. Identifying, based on the comparing of each solution's relationship to the relationship of each other solution in the set of solutions, at least one solution in the set of solutions to have a worse relationship between the most critical delay and the sum of critical delays than the other solutions in the set of solutions. Pruning the at least one solution from the set of solutions.