Embedded Core Voltage Fault Detection and Transient Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Integrated circuits face challenges in maintaining stable power supply parameters, particularly in devices with embedded processor cores, where sudden changes in power demand can lead to transient effects causing voltage fluctuations outside operational ranges, potentially resulting in incorrect logic operations and affecting CPU and GPU performance.

Innovation Solution

A fault detection system that compares the supply voltage to an alarm threshold, using comparators operating at clock speeds equal to or greater than the embedded core, to trigger an alarm and ensure 100% coverage of potential power supply-related faults, with a transient control circuit to address voltage droops and maintain power integrity.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Use of energy by moving object

If power is provided only when needed to lengthen battery life, then energy efficiency is improved, but the system cannot quickly respond to sudden power demands, causing transient effects and voltage fluctuations

Engineering Contradiction:
Improvebattery lifeVSAvoidresponse speed to power demand changes
Core Design Contradiction:
Use of energy by moving objectVSSpeed

Solution Approach 1:

The patent applies preliminary action by maintaining a pre-charged energy storage element (capacitor) that is ready to immediately supply power when needed. The system continuously monitors voltage and prepares the power delivery path, so when a power demand surge occurs, power can be delivered instantly without waiting for battery discharge or external charging, thus resolving the contradiction between energy efficiency and response speed.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If voltage monitoring is performed at the same clock speed as the embedded core, then power integrity is maintained, but the monitoring system becomes complex and resource-intensive

Engineering Contradiction:
Improvepower integrityVSAvoidmonitoring system complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent applies partial action by implementing voltage monitoring at a lower clock speed than the embedded core operates, while still achieving reliable detection. The monitoring circuit runs at a reduced frequency (e.g., half the core clock speed) but maintains sufficient reliability by using efficient comparison logic and threshold-based detection, thus reducing complexity while preserving power integrity monitoring effectiveness.

Inventive Principle:
Principle #16Partial or excessive action

3Stability of the object's composition

If transient control circuitry is added to manage voltage droops, then power supply stability is improved, but the device complexity and power consumption increase

Engineering Contradiction:
Improvevoltage stabilityVSAvoidcontrol circuit complexity
Core Design Contradiction:
Stability of the object's compositionVSDevice complexity

Solution Approach 1:

The patent applies self-service by implementing an autonomous voltage regulation mechanism that automatically responds to voltage droops without external intervention. The control circuit continuously monitors voltage, compares it against predefined thresholds, and autonomously adjusts the power delivery path or activates energy storage elements to compensate for voltage drops, thereby maintaining voltage stability while minimizing the need for complex external control systems.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS10838796B2Realtime critical timing path potential fault event detection and prevention for embedded cores
Publication Date: 2020.11.17 ENDURA IP HLDG LTD
  • US10838796B2 patent drawing
  • US10838796B2 patent drawing
  • US10838796B2 patent drawing

AI summary

A fault detection circuit may be used to determine if voltage supplied by a voltage regulator as power to sequential logic circuitry falls below a minimum voltage expected to be required by the sequential logic circuitry for proper operation. Information regarding voltage levels supplied to the sequential logic circuitry prior to such an occurrence may be written to a memory, for example to allow for further analysis.