Multi-Mode Input Pad Using Voltage Levels for Unique Bus Addressing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In electronic devices, multiple identical secondary or slave components require multiple pins or pads to specify unique addresses, leading to complexity and increased costs in communication protocols.

Innovation Solution

A circuit component that assigns one of three unique addresses based on a single external voltage level, using a voltage divider circuit and comparators to determine the address, allowing communication via a shared clock and data signal line.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If multiple pins or pads are used to specify unique addresses for each secondary component, then each component can be uniquely identified, but device complexity and manufacturing costs increase

Engineering Contradiction:
Improveunique address identificationVSAvoidnumber of pins or pads
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent merges multiple address specification functions into a single pin by utilizing different voltage levels (floating, high, low) on that one pin to represent multiple address states. This eliminates the need for multiple separate pins for address identification, directly resolving the contradiction between unique identification and device complexity

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The invention changes the parameter used for address identification from physical pin count to voltage level states. A single pin can assume multiple voltage states (floating, high, low) that correspond to different address values, allowing one pin to perform the function of multiple pins while maintaining unique component identification

Inventive Principle:
Principle #35Parameter changes

2Reliability

If multiple pins or pads are used for address specification in each secondary component, then address uniqueness is ensured, but manufacturing costs increase

Engineering Contradiction:
Improveaddress uniquenessVSAvoidmanufacturing cost
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

By combining multiple address functions into a single pin through voltage level differentiation, the patent reduces the total pin count required per component. This directly lowers manufacturing costs by reducing material usage, assembly complexity, and testing requirements, while still ensuring each component has a unique address

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The single pin serves multiple functions by representing multiple address states through different voltage levels. This multi-functionality eliminates the need for dedicated pins for each address bit, reducing overall component complexity and manufacturing cost while maintaining address uniqueness across the system

Inventive Principle:
Principle #6Universality (Multi-functionality)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

Simplifies address assignment and reduces costs by using a single electrical contact for address definition, enabling efficient communication between a master and multiple secondary components in electronic devices.

Implementation Method 1

The floating voltage level may be determined by a voltage divider circuit connected between a first terminal configured to receive the first voltage level and a second terminal configured to receive the second voltage level

Methodology Applied
Scientific EffectVoltage divider: Electrical Resistance

Data Source

PatentUS10498319B2Device including multi-mode input pad
Publication Date: 2019.12.03 SKYWORKS SOLUTIONS INC
  • US10498319B2 patent drawing
  • US10498319B2 patent drawing
  • US10498319B2 patent drawing

AI summary

A circuit component has a network address. The network address is determined from a voltage level applied to a single electrical contact of the circuit component. The circuit component is configured to select from among at least three unique network addresses based on the voltage level.