Voltage-mode Bit Line Precharge for RRAM Read Speed
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional precharging methods for random-access memory (RAM) cells, particularly resistive RAM (RRAM) cells, face issues with slow read times due to small reference currents and process variations leading to voltage overshoot and potential damage to memory elements, resulting in inconsistent and prolonged read operations.
Innovation Solution
The implementation of a voltage-mode precharge scheme using a low-impedance voltage source, such as a high-gain feedback loop or unity-gain amplifier, to rapidly and consistently charge the bit line to a precharge voltage, preventing overshoot and ensuring controlled read times by electrically coupling and decoupling the voltage source as needed.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If conventional precharging methods using small reference currents are used, then the memory element integrity is maintained, but the read time becomes slow and prolonged
Solution Approach 1:
The patent applies preliminary action by precharging the bit line to a specific voltage level (e.g., 0.6V or 0.8V) before the actual read operation begins. This precharge phase prepares the bit line in advance with an optimized voltage that enables faster subsequent read operations while preventing damage to memory elements during the high-speed read phase.
Solution Approach 2:
The patent implements dynamics by using a two-phase voltage switching mechanism. During the precharge phase, a higher voltage is applied to the bit line to enable rapid charging. During the read phase, the voltage is switched to a lower, safer level that prevents overshoot and damage. This dynamic voltage adjustment optimizes both speed and reliability at different operational stages.
2Speed
If higher precharge voltages are used to reduce read time, then the read speed improves, but voltage overshoot occurs causing potential damage to memory elements
Solution Approach 1:
The patent applies preliminary action by precharging the bit line to a specific voltage level (e.g., 0.6V or 0.8V) before the actual read operation begins. This precharge phase prepares the bit line in advance with an optimized voltage that enables faster subsequent read operations while preventing damage to memory elements during the high-speed read phase.
Solution Approach 2:
The patent implements feedback by using a controlled voltage switching mechanism that monitors and adjusts the bit line voltage during precharge and read operations. This feedback control ensures the voltage remains within safe limits, preventing overshoot that could damage memory elements while still achieving fast read times.
3Speed
If conventional current-mode precharging is used, then the circuit complexity is low, but the read time varies due to process variations
Solution Approach 1:
The patent replaces the conventional current-mode precharge mechanism with a voltage-mode precharge approach. Instead of using current sources that are sensitive to process variations, the patent uses voltage sources with controlled switching to achieve consistent precharge voltages across different process conditions, thereby improving read time consistency.
Solution Approach 2:
The patent applies parameter changes by transitioning from current-mode to voltage-mode precharging. This fundamental parameter change in the precharge mechanism makes the system less sensitive to process variations, as voltage levels can be more precisely controlled and maintained consistently across different manufacturing processes and operating conditions.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach significantly reduces read times, maintains memory element integrity, and ensures consistent performance across varying resistive memory states, enhancing the overall speed and reliability of the memory array by controlling bit line voltage and limiting current flow.
Implementation Method 1
a low-impedance voltage source configured to provide a precharge voltage... precharge a bit line of one of the random access memory cells to the precharge voltage
Implementation Method 2
the low-impedance voltage source is a high-gain feedback loop low-impedance voltage source
Data Source
AI summary
Circuits and methods are disclosed for voltage-mode bit line precharge for random-access memory cells. A circuit includes an array of random access memory cells; a low-impedance voltage source configured to provide a precharge voltage; and a control circuit configured to precharge a bit line of one of the random access memory cells to the precharge voltage using the low-impedance voltage source prior to reading the one of the random access memory cells.