Voltage-Mode Signal Transmitter RC Compensation for ISI Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional voltage mode signal transmitters face increased jitter and performance degradation due to inter-symbol-interference issues when operating bandwidths are increased, often requiring complex pre/de-emphasis circuits that further lower output signal amplitude.

Innovation Solution

A voltage mode signal transmitter with a compensation capacitor and output resistor in parallel, where the capacitance value of the compensation capacitor is set equal to the equivalent capacitor on the receiver's input end, allowing the transmitting signal to be frequency-independent and enhancing operating bandwidth.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If the operating bandwidth of a voltage mode signal transmitter is increased, then the transmitting speed and data rate are improved, but inter-symbol-interference occurs due to parasitic capacitor on the package body, causing increased jitter and performance degradation

Engineering Contradiction:
Improveoperating bandwidthVSAvoidsignal quality
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The compensation capacitor is connected in parallel with the output resistor to preemptively counteract the harmful effect of the parasitic capacitor on the package body. By introducing this compensating capacitance element, the circuit proactively neutralizes the inter-symbol-interference before it degrades signal quality, allowing high-speed transmission without performance loss

Inventive Principle:
Principle #9Preliminary anti-action

Solution Approach 2:

The parasitic capacitor on the package body, which normally causes inter-symbol-interference and signal degradation, is compensated for by introducing an equal capacitance value compensation capacitor. This transforms the harmful parasitic effect into a manageable parameter, where the compensation capacitor's effect cancels out the parasitic capacitor's negative impact, enabling high-bandwidth operation

Inventive Principle:
Principle #22Blessing in disguise (Convert harm into benefit)

2Reliability

If a pre/de-emphasis circuit is disposed to equalize channel response, then inter-symbol-interference is reduced, but the circuit architecture becomes complex and the amplitude of the outputted transmitting signal is further lowered

Engineering Contradiction:
Improvesignal qualityVSAvoidcircuit architecture
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The complex pre/de-emphasis circuit architecture is replaced by extracting only the essential function needed - capacitance compensation. By using a simple compensation capacitor connected in parallel with the output resistor, the patent achieves channel response equalization without the complexity of traditional pre/de-emphasis circuits, maintaining signal quality while simplifying the overall circuit design

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

Instead of using complex circuit topologies to equalize channel response, the patent changes the electrical parameters by introducing a compensation capacitor with a specific capacitance value that matches the parasitic capacitor. This parameter-based approach achieves signal quality improvement through simple capacitive compensation rather than complex circuitry

Inventive Principle:
Principle #35Parameter changes

3Reliability

If a pre/de-emphasis circuit is used to equalize channel response, then signal quality is improved, but the amplitude of the outputted transmitting signal is further lowered

Engineering Contradiction:
Improvesignal qualityVSAvoidoutput signal amplitude
Core Design Contradiction:
ReliabilityVSPower

Solution Approach 1:

The compensation capacitor is positioned in parallel with the output resistor to preemptively counteract signal amplitude reduction. By compensating for the parasitic capacitor's effect on signal integrity, the circuit maintains proper signal levels without requiring additional amplification stages that would increase complexity

Inventive Principle:
Principle #9Preliminary anti-action

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration effectively increases the operating bandwidth of the voltage mode signal transceiver while maintaining signal amplitude, improving performance without the need for complex circuit architectures.

Implementation Method 1

The compensation capacitor and the output resistor are coupled in parallel

Methodology Applied
Scientific EffectCapacitance: Capacitance

Implementation Method 2

By making the capacitance value of the compensation capacitor be essentially equal to the capacitance value of the equivalent capacitor on the input end of the receiver, the transmitting signal can be unrelated to the frequency of the transmitting signal

Methodology Applied
Scientific EffectRC circuit frequency compensation:

Data Source

PatentUS10965284B1Voltage mode signal transceiving device and voltage mode signal transmitter thereof
Publication Date: 2021.03.30 GLOBAL UNICHIP CORPORATION
  • US10965284B1 patent drawing
  • US10965284B1 patent drawing
  • US10965284B1 patent drawing

AI summary

A voltage mode signal transceiving device and a voltage mode signal transmitter thereof are provided. The voltage mode signal transmitter includes a driver, an output resistor, and a compensation capacitor. The driver provides a transmitting signal to an output end, where the output end is coupled to a receiver. The output resistor is connected in series to a coupling path between the driver and the receiver. The compensation capacitor and the output resistor are coupled in parallel. A capacitance value of the compensation capacitor is essentially equal to a capacitance value of an equivalent capacitor on an input end of the receiver.