Voltage Regulation Circuitry for Bitcell Write Operations

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In advanced integrated circuits, it is challenging to write a logical '0' to a bitcell node holding a logical '1' due to the difficulty in overcoming the pull-up device at low operational voltages, requiring temporary lowering of the bitcell supply voltage, which adds complexity and overhead, and is sensitive to process, temperature, and pulse width variations.

Innovation Solution

The voltage regulation circuitry uses a pull-up p-type threshold device and a pull-down stack with both p-type and n-type threshold devices, where the pull-down p-type device is switched off based on a cut-off signal generated by an inverter, allowing for voltage control that is not sensitive to timing variations, thus reducing the need for additional control circuitry and ensuring stable operation across various conditions.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of operation

If the bitcell supply voltage is temporarily lowered to enable writing a logical '0', then the write operation becomes easier, but the circuit complexity increases due to extra control circuitry and the voltage must be carefully controlled to avoid corruption

Engineering Contradiction:
Improvewrite operationVSAvoidcontrol circuitry
Core Design Contradiction:
Ease of operationVSDevice complexity

Solution Approach 1:

The voltage regulation circuit automatically generates the pull-down pulse without external control signals. The circuit uses the bitcell supply voltage itself to trigger the pull-down mechanism through the inverter and threshold devices, making the system self-regulating and eliminating the need for complex external control circuitry

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The inverter provides feedback by inverting the bitcell supply voltage signal to control the pull-down threshold device. This feedback mechanism automatically adjusts the pull-down timing based on the supply voltage level, ensuring the voltage is pulled down only when needed and preventing corruption

Inventive Principle:
Principle #23Feedback

2Device complexity

If a self-timed pulse is used to pull down the bitcell supply voltage, then the control is simplified, but the circuit becomes sensitive to process, temperature, and pulse width variations

Engineering Contradiction:
Improvecontrol circuitryVSAvoidvoltage regulation stability
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The circuit uses threshold devices with specific voltage thresholds that are less sensitive to process and temperature variations. The pull-down action is triggered when the supply voltage falls below a predetermined threshold, providing a more reliable and consistent voltage regulation mechanism that maintains stability across different operating conditions

Inventive Principle:
Principle #35Parameter changes

3Ease of operation

If the bitcell supply voltage is pulled down to assist writing, then the write margin is improved, but the power consumption increases and cycle time extends

Engineering Contradiction:
Improvewrite operationVSAvoidpower consumption
Core Design Contradiction:
Ease of operationVSUse of energy by moving object

Solution Approach 1:

The voltage pull-down is applied periodically and only during the write operation, rather than continuously. The pull-down pulse is generated only when needed for writing and automatically terminates when the write operation completes, minimizing the duration of increased power consumption and reducing overall energy usage

Inventive Principle:
Principle #19Periodic action

Data Source

PatentUS8456939B2Voltage regulation circuitry
Publication Date: 2013.06.04 ARM LTD
  • US8456939B2 patent drawing
  • US8456939B2 patent drawing
  • US8456939B2 patent drawing

AI summary

Voltage regulation circuitry is provided comprising a pull-up p-type threshold device connecting a supply voltage node to an output voltage node, the pull-up p-type threshold device configured to be switched off in dependence on a control signal. A pull-down stack connects the output voltage node to a reference voltage node, the pull-down stack comprising a pull-down p-type threshold device and a pull-down n-type threshold device connected in series. An inverter is configured to receive an input from the output voltage node and is configured to generate a cut-off signal, wherein the pull-down n-type threshold device is configured to be switched on in dependence on the control signal and the pull-down p-type threshold device is configured to be switched off in dependence on the cut-off signal.