Voltage Regulator Bypass Circuit Fail-Safe Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In integrated circuits, unintended assertion of a test mode signal can cause improper bypass of the voltage regulator, leading to erratic operation, which is particularly concerning in critical applications.

Innovation Solution

A voltage regulator bypass circuit that requires three fail-safe conditions to be met before bypassing the voltage regulator, including an external test mode signal assertion, core circuitry supply voltage rising above a threshold, and verification that the supply voltage is from an external source, ensuring accurate entry into test mode and preventing spurious events.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If a test mode signal is used to bypass the voltage regulator, then test operation can be initiated, but spurious events may cause unintended bypass and erratic operation

Engineering Contradiction:
Improvetest mode capabilityVSAvoidoperational stability
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The patent implements preliminary verification by checking multiple conditions (test mode signal assertion, core circuitry supply voltage threshold, and external source verification) before allowing bypass operation. This preliminary action ensures that bypass is only activated when all conditions are met, preventing spurious events from causing unintended bypass while maintaining test mode capability.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If multiple fail-safe conditions are required for bypass, then inadvertent bypass is reduced, but system complexity increases

Engineering Contradiction:
Improvebypass control accuracyVSAvoidcontrol circuit complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent segments the bypass control into three distinct detection functions: test mode signal detection, core circuitry supply voltage threshold detection, and external source verification detection. Each function operates independently and contributes to the overall bypass decision, making the complex control logic more manageable and verifiable while maintaining high reliability.

Inventive Principle:
Principle #1Segmentation

3Measurement precision

If external source verification is implemented, then test mode accuracy is improved, but detection complexity increases

Engineering Contradiction:
Improvetest mode detection accuracyVSAvoidvoltage source identification
Core Design Contradiction:
Measurement precisionVSDifficulty of detecting and measuring

Solution Approach 1:

The patent uses the core circuitry supply voltage as an intermediary to verify the external test power source. By monitoring whether the core circuitry supply voltage exceeds a predetermined threshold, the system indirectly verifies the presence of an external voltage source without requiring direct complex measurement of the test power source itself, thus improving detection accuracy while managing complexity.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS8896370B2System and method for controlling bypass of a voltage regulator
Publication Date: 2014.11.25 NXP USA INC
  • US8896370B2 patent drawing
  • US8896370B2 patent drawing
  • US8896370B2 patent drawing

AI summary

A voltage regulator bypass circuit to control bypass of a voltage regulator of an integrated circuit device, the voltage regulator bypass circuit including a first voltage detector, a second voltage detector, and circuit. The first voltage detector to detect that a core circuitry voltage level is above a first threshold and to assert a first detect signal at an output in response to the detection. The second voltage detector to detect that an unregulated supply voltage is above a second threshold and to assert a second detect signal at an output in response to the detection. The circuit having a first input coupled to the output of the first voltage detector and a second input coupled to the output of the second voltage detector, the circuit to bypass the voltage regulator in response the output of the latch being cleared.