Voltage Regulator Switching Between SVID and PVID Modes

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing information handling systems face challenges in using a single voltage regulator to support both integrated and discrete graphics processing units due to differing voltage level requirements, leading to complex configurations with multiple voltage regulators and signal isolation issues.

Innovation Solution

A voltage regulator with a graphics processor mode selection control input that allows for a single power source to support both graphics processors, using a graphics controller detection circuit to switch between SVID and PVID inputs and incorporating a voltage shifter to maintain effective voltage levels without additional signal isolation components.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If a single voltage regulator is used to support both iGPU and dGPU, then device complexity and cost are reduced, but it becomes difficult to meet different voltage level requirements of iGPU and dGPU

Engineering Contradiction:
Improvevoltage regulator configurationVSAvoidvoltage level compatibility
Core Design Contradiction:
Device complexityVSAdaptability or versatility

Solution Approach 1:

The voltage regulator employs dynamic switching between two operational modes: SVID mode for iGPU operation and PVID mode for dGPU operation. The mode selection control input enables the regulator to adapt its voltage output characteristics based on the active graphics processor, allowing a single regulator to dynamically satisfy different voltage requirements without requiring separate dedicated regulators for each GPU type.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The invention changes the voltage identification parameters from the traditional 7-bit SVID format to a 2-bit PVID format when operating in dGPU mode. This parameter transformation allows the voltage regulator to generate appropriate voltage levels for dGPU (which typically requires three different voltage levels) using fewer control bits, while maintaining compatibility with iGPU requirements when in SVID mode. The voltage shifter circuit further adjusts voltage levels to ensure proper signaling.

Inventive Principle:
Principle #35Parameter changes

2Ease of operation

If VID pins are used for voltage identification, then iGPU voltage control is achieved, but additional GPIO pins and voltage shifters are required for dGPU mode operation

Engineering Contradiction:
Improvevoltage control implementationVSAvoidsignal isolation components
Core Design Contradiction:
Ease of operationVSDevice complexity

Solution Approach 1:

The invention extracts and removes the need for voltage shifter circuits and additional GPIO pins that would otherwise be required for dGPU mode operation. By implementing a mode selection mechanism that switches between SVID and PVID detection circuits, the system eliminates the need for separate voltage level translation hardware. The embedded controller can directly control the voltage regulator using the existing VID pins without requiring additional signal isolation components or voltage shifters.

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS8321696B2Method to support switchable graphics with one voltage regulator
Publication Date: 2012.11.27 DELL PROD LP
  • US8321696B2 patent drawing
  • US8321696B2 patent drawing
  • US8321696B2 patent drawing

AI summary

A voltage regulator for use with switchable graphics processors. The voltage regulator includes a graphics processor mode selection control input. By providing the graphics processor mode selection control input it is possible to save pins for a parallel voltage identification (PVID) input (e.g., a 2-bit PVID input). The voltage regulator further includes a PVID input to allow the voltage regulator to switch a detection input to either a SVID type input or a PVID type input. The voltage regulator further includes voltage shifter for a PVID detection circuit.