VR Display Shared Buffer Pipeline for Real-Time Depth Processing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Traditional virtual reality devices face significant processor burdens when updating virtual reality scenes due to frequent changes in user position or view direction, leading to inefficient image processing.

Innovation Solution

The implementation of a virtual reality display system that utilizes shared buffers to efficiently process images, including enabling a first shared buffer for image storage and a second shared buffer for depth information, allowing for optimized image generation and output.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If the processor repeatedly calculates and updates the virtual reality scene when user position or view direction changes, then the virtual reality scene can be updated in real-time, but the processor burden becomes extremely heavy

Engineering Contradiction:
Improvereal-time update speedVSAvoidprocessor burden
Core Design Contradiction:
SpeedVSPower

Solution Approach 1:

The patent divides the image processing pipeline into multiple independent stages: image capturing, depth estimation, and image generation. Each stage operates on separate data (2D image, depth information) and can be processed in parallel, reducing the computational burden on the processor while maintaining real-time performance

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent performs depth estimation on the captured 2D image before generating the final stereoscopic images. This preliminary depth information extraction enables subsequent image generation to use efficient depth-based rendering techniques rather than full scene recalculation, significantly reducing processor load

Inventive Principle:
Principle #10Preliminary action

2Adaptability or versatility

If traditional software processing is used for virtual reality scene updates, then the system can handle dynamic changes, but the image processing efficiency becomes low

Engineering Contradiction:
Improvehandling dynamic changesVSAvoidimage processing efficiency
Core Design Contradiction:
Adaptability or versatilityVSProductivity

Solution Approach 1:

The patent replaces traditional software-based iterative calculation with a hardware-accelerated pipeline that uses shared buffers for data transfer. The processing workflow is optimized by using dedicated memory buffers for intermediate results (2D image buffer, depth buffer), enabling parallel processing and eliminating repeated scene recalculation, thus significantly improving image processing efficiency while maintaining adaptability to dynamic changes

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Data Source

PatentUS12256058B2Image processing method and virtual reality display system
Publication Date: 2025.03.18 ACER INC
  • US12256058B2 patent drawing
  • US12256058B2 patent drawing
  • US12256058B2 patent drawing

AI summary

An exemplary embodiment of the invention provides an image processing method for a virtual reality display system. The method includes: enabling a first shared buffer and a second shared buffer; performing an image capturing operation to obtain a first image from a virtual reality scene; storing the first image to the first shared buffer; in response to that the storing of the first image is finished, reading the first image from the first shared buffer; performing a depth estimation operation on the first image to obtain depth information corresponding to the first image; storing the depth information to the second shared buffer; in response to that the storing of the depth information is finished, reading the depth information from the second shared buffer; performing an image generation operation according to the depth information to generate a pair of second images corresponding to the virtual reality scene; and outputting the pair of second images by a display of the virtual reality display system.