Multi-phase VRM Phase Control Circuit for CPU Load Adaptation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional voltage regulator modules (VRMs) face inefficiency at light loads and waste energy due to their inability to dynamically adjust the number of phases based on CPU load, limiting their ability to optimize energy usage.

Innovation Solution

A multi-phase VRM system with a phase control circuit that adjusts the number of phases in response to CPU load changes, using a load detecting voltage to switch between different phase configurations, allowing the VRM to adapt from N phases to M phases and back based on increasing or decreasing load values.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Power

If a multi-phase VRM is used to provide sufficient core voltage to the CPU at heavy load, then the power supply capability is improved, but the energy consumption increases at light load

Engineering Contradiction:
Improvepower supply capabilityVSAvoidenergy consumption
Core Design Contradiction:
PowerVSLoss of energy

Solution Approach 1:

The VRM system dynamically adjusts the number of active phases based on CPU load conditions. The phase control circuit monitors load current and switches between different phase configurations (e.g., 4-phase at heavy load, 2-phase at medium load, 1-phase at light load), making the power supply capability adaptive rather than static.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes the operational parameter of phase count to match load requirements. By varying the number of active phases from 1 to 4 based on detected load current thresholds, the system optimizes the balance between power supply capability and energy consumption across different operating conditions.

Inventive Principle:
Principle #35Parameter changes

2Power

If the number of phases is increased to handle heavy load, then the power delivery capacity is improved, but the device complexity increases

Engineering Contradiction:
Improvepower delivery capacityVSAvoidnumber of phases
Core Design Contradiction:
PowerVSDevice complexity

Solution Approach 1:

The VRM is divided into multiple independent phase modules, each capable of operating autonomously. The phase control circuit segments the control function by monitoring load current and selectively activating appropriate numbers of phase modules, allowing the system to scale power delivery capacity without permanently maintaining high complexity.

Inventive Principle:
Principle #1Segmentation

3Device complexity

If a conventional single-phase VRM is used, then the device complexity is reduced, but the power supply response speed to sudden load changes is insufficient

Engineering Contradiction:
Improvesimplicity of structureVSAvoidpower supply response speed
Core Design Contradiction:
Device complexityVSSpeed

Solution Approach 1:

The system provides a dynamic response to load changes by having multiple phase configurations available. When sudden load increases are detected, the phase control circuit can quickly activate additional phases to meet the increased power demand, significantly improving response speed compared to fixed single-phase designs.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS8850233B2Multi-phase voltage regulator module system
Publication Date: 2014.09.30 ASUSTEK COMPUTER INC
  • US8850233B2 patent drawing
  • US8850233B2 patent drawing
  • US8850233B2 patent drawing

AI summary

A multi-phase voltage regulator module system includes a VRM and a phase control circuit. The VRM is capable of outputting a load detecting voltage which is direct proportion to the load of the CPU. The phase control circuit outputs a first level phase switching signal to the VRM, and a core voltage outputted by the VRM to the CPU is changed from N phases to M phases when the load detecting voltage increases to a first voltage. The phase control circuit a second level phase switching signal to the VRM, and the core voltage outputted by the VRM to the CPU from M phases to N phases when the load detecting voltage decreases to a second voltage. The first voltage is higher than the second voltage. M is larger than N.