Wafer Inspection Using Latin Hypercube Sampling

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Semiconductor wafer manufacturing is hindered by surface contamination and defects, necessitating effective inspection methods to prevent defective products from being shipped.

Innovation Solution

A wafer inspection apparatus using Latin hypercube sampling to derive non-overlapping polar or cartesian coordinate sets for comprehensive defect inspection, combining results to ensure thorough coverage of the wafer surface.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If comprehensive defect inspection is performed across the entire wafer surface, then measurement precision is improved, but inspection time increases

Engineering Contradiction:
Improvedefect detection accuracyVSAvoidinspection time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The wafer surface is divided into multiple coordinate sets (first polar coordinate set, second polar coordinate set, or first and second cartesian coordinate sets) that do not overlap each other. Each coordinate set covers a specific region of the wafer, allowing the inspection to be performed in segmented portions rather than as a single comprehensive scan, thereby reducing total inspection time while maintaining coverage of the entire wafer surface.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Instead of inspecting every point on the wafer surface, the system uses sampling-based coordinate sets derived by Latin hypercube sampling to select representative inspection points. This partial action approach inspects sufficient points to detect defects with high probability while avoiding the time cost of exhaustive inspection of the entire surface.

Inventive Principle:
Principle #16Partial or excessive action

2Measurement precision

If multiple coordinate sets are used to cover the entire wafer region, then measurement precision is improved, but device complexity increases

Engineering Contradiction:
Improvedefect detection accuracyVSAvoidcoordinate system complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The inspection system is designed to handle multiple types of coordinate sets (polar and cartesian) through a unified inspection apparatus. The system can derive and process different coordinate set types using the same Latin hypercube sampling method, making the device multi-functional and reducing the need for separate specialized systems for different inspection patterns.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The system creates virtual wafer representations with overlaid coordinate sets to plan and visualize the inspection paths before actual inspection. These virtual copies allow for complex coordinate set management and optimization without adding physical complexity to the inspection apparatus itself.

Inventive Principle:
Principle #26Copying

Data Source

PatentUS9939388B2Apparatus for inspecting wafer
Publication Date: 2018.04.10 SAMSUNG ELECTRONICS CO LTD
  • US9939388B2 patent drawing
  • US9939388B2 patent drawing
  • US9939388B2 patent drawing

AI summary

A wafer inspection apparatus including a derivation unit configured to derive a first polar coordinate set and a second polar coordinate set using a latin hypercube sampling, the first and second polar coordinate sets not overlapping each other, an inspection unit configured to perform defect inspections of a plurality of wafers using the first and second polar coordinate sets, a support unit configured to support the wafers, and an calculation unit configured to combine a defect inspection result using the first polar coordinate set with a defect inspection result using the second polar coordinate set may be provided.